Course File

DIGITAL ELECTRONICS (Course Code: GR20A2026)

II B.Tech II Semester

2023-24

Mr.M.Srinu Assist Professor





DIGITAL ELECTRONICS

Check List

S.No	Name of the Format	Page No.
1	Syllabus	1
2	Timetable	3
3	Program Educational Objectives	4
4	Program Objectives	4
5	Course Objectives	5
6	Course Outcomes	5
7	Guidelines to study the course	6
8	Course Schedule	7
9	Course Plan	10
10	Unit Plan	14
11	Lesson Plan	19
12	Assignment Sheets	41
13	Tutorial Sheets	46
14	Evaluation Strategy	51
15	Assessment in relation to COb's and CO's	53
16	Mappings of CO's and PO's	53
17	Rubric for course	55
18	Mid-I and Mid-II question papers	56
19	Mid-I mark	60
20	Mid-II mark	61
21	Sample answer scripts and Assignments	62
22	Course materials like Notes, PPT's, etc.	63



Int. Marks:30

Ext. Marks:70

Total Marks:100

ANURAG ENGINEERING COLLEGE

(An Autonomous Institution)

II Year B.Tech. EEE - II Sem

	L		Т		Ρ	С
2		0		0	2	

(EE404PC) DIGITAL ELECTRONICS

UNIT-I: **Fundamentals of Digital Systems and Logic Families:** Digital signals, Digital circuits, AND, OR, NOT, NAND, NOR and Exclusive-OR operations.

Boolean algebra, Examples of IC gates, Number systems-binary, Signed binary, Octal hexadecimal number, Binary arithmetic, One's and Two's complements arithmetic.

UNIT-II: Combinational Circuits-I: Standard representation for logic functions, K-map representation and simplification of logic functions using K- map, Minimization of logical functions, Don't care conditions, Multiplexer, De-Multiplexer

UNIT-III: Combinational Circuits-II: Adders, Subtractors, Carry look ahead adder, Digital comparator, Parity checker/generator, Code converters, Priority encoders, Decoders/Drivers for display devices, Q-M method of function realization.

UNIT-IV: Sequential Circuits: Introduction to flip-flops, SR, JK, T and D type's flip-flops, Shift registers, Conversion of flip-flops, Ring counter, Ripple (Asynchronous) counters, Synchronous counters.

UNIT-V:

Semiconductor Memories and Programmable Logic Devices: Memory organization and operation, expanding memory size, classification and characteristics of memories, sequential memory, read-only memory (ROM), ROM types, Read and write memory (RAM) types, Programmable logic array, Programmable array logic, Field Programmable Gate Array (FPGA).

TEXT BOOKS:

- 1. A. Kumar, "Fundamentals of Digital Circuits", Prentice Hall India, 2016.
- 2. M. M. Mano, "Digital logic and Computer design", Pearson Education India, 2016.

REFERENCE BOOKS:

- 1. R.S. Sedha, "A Textbook of Digital Electronics", S.Chand, 2005
- 2. R. P. Jain, "Modern Digital Electronics", McGraw Hill Education, 2009.

Course Outcomes: After learning the contents of this paper the student must be able to



Timetable

II B.Tech. I Semester – EMF (A Sec)

Day/Hour	9.40-10.30	10.30-11.20	11.20- 12.00	12.00- 12.55	12.55- 1.50	1.50-2.45	2.45-3.50
Monday	DE						
Tuesday			DE				
Wednesday	DE						
Thursday				DE			
Friday					DE		
Saturday					DE		



Vision of the Institute

To be a premier Institute in the country and region for the study of Engineering, Technology and Management by maintaining high academic standards which promotes the analytical thinking and independent judgment among the prime stakeholders, enabling them to function responsibly in the globalized society.

Mission of the Institute

To be a world-class Institute, achieving excellence in teaching, research and consultancy in cutting-edge Technologies and be in the service of society in promoting continued education in Engineering, Technology and Management.

Quality Policy

To ensure high standards in imparting professional education by providing world-class infrastructure, topquality-faculty and decent work culture to sculpt the students into Socially Responsible Professionals through creative team-work, innovation and research

Vision of the Department

To impart technical knowledge and skills required to succeed in life, career and help society to achieve self sufficiency.

Mission of the Department

- To become an internationally leading department for higher learning.
- To build upon the culture and values of universal science and contemporary education.
- To be a center of research and education generating knowledge and technologies which lay groundwork in shaping the future in the fields of electrical and electronics engineering.
- To develop partnership with industrial, R&D and government agencies and actively participate in conferences, technical and community activities.



Program Educational Objectives (B.Tech. – EEE)

Graduates will be able to

- PEO 1: Have a successful technical or professional career, including supportive and leadership roles on multidisciplinary teams.
- PEO 2: Acquire, use and develop skills as required for effective professional practices.
- PEO 3: Able to attain holistic education that is an essential prerequisite for being a responsible member of society.

Program Outcomes (B.Tech. – EEE)

At the end of the Program, a graduate will have the ability to

- PO 1: Apply knowledge of mathematics, science, and engineering.
- PO 2: Design and conduct experiments, as well as to analyze and interpret data.
- PO 3: Design a system, component, or process to meet desired needs within realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability, and sustainability.
- PO 4: Function on multi-disciplinary teams.
- PO 5: Identify, formulates, and solves engineering problems.
- PO 6: Understanding of professional and ethical responsibility.
- PO 7: Communicate effectively.
- PO 8: Broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context.
- PO 9: Recognition of the need for, and an ability to engage in life-long learning.
- PO 10: Knowledge of contemporary issues.
- PO 11: Utilize experimental, statistical and computational methods and tools necessary for engineering practice.
- PO 12: Demonstrate an ability to design electrical and electronic circuits, power electronics, power systems; electrical machines analyze and interpret data and also an ability to design digital and analog systems and programming them.



COURSE OBJECTIVES

On completion of this Subject/Course the student shall be able to:

S.No	Objectives
1	To learn fundamental concepts of digital system design and common
	forms of numberrepresentations and their conversions.
2	To implement and design logical operations using combinational logic
	circuits and sequentiallogic circuits.
3	To be able to convert between different code converters.
4	To understand the operations of different types of flip-flops and counters.
5	To learn about Semiconductor Memories and Programmable Logic Devices

COURSE OUTCOMES

The expected outcomes of the Course/Subject are:

S.No	Outcomes
1.	Understand the working of logic families and logic gates.
2.	Design and implement Combinational and Sequential logic circuits.
3.	Implement the conversion between converters.
4.	Design logical circuits using different flip flops.
5.	To learn about Semiconductor Memories and Programmable Logic Devices.

Signature of faculty

Note: Please refer to Bloom's Taxonomy, to know the illustrative verbs that can be used to state the outcomes.



GUIDELINES TO STUDY THE COURSE / SUBJECT

Course Design and Delivery System (CDD):

- The Course syllabus is written into number of learning objectives and outcomes.
- Every student will be given an assessment plan, criteria for assessment, scheme of evaluation and grading method.
- The Learning Process will be carried out through assessments of Knowledge, Skills and Attitude by various methods and the students will be given guidance to refer to the text books, reference books, journals, etc.

The faculty be able to –

- Understand the principles of Learning
- Understand the psychology of students
- Develop instructional objectives for a given topic
- Prepare course, unit and lesson plans
- Understand different methods of teaching and learning
- Use appropriate teaching and learning aids
- Plan and deliver lectures effectively
- Provide feedback to students using various methods of Assessments and tools of Evaluation
- Act as a guide, advisor, counselor, facilitator, motivator and not just as a teacher alone

Signature of HOD

Date:

Signature of faculty



COURSE SCHEDULE

The Schedule for the whole Course / Subject is:

S. No.	Description	Duration	Total No.	
5.110.	Description	From	То	of Periods
1.	 UNIT-I: Fundamentals of Digital Systems and Logic Families: Digital signals, Digital circuits, AND, OR, NOT, NAND, NOR and Exclusive-OR operations. Boolean algebra, Examples of IC gates, Number systems-binary, Signed binary, Octal hexadecimal number, Binary arithmetic, One's and Two's complements arithmetic. 	05.023.2024	22.02.2024	18
2.	UNIT-II: Combinational Circuits-I: Standard representation for logic functions, K-map representation and simplification of logic functions using K- map, Minimization of logical functions, Don't care conditions, Multiplexer, De-Multiplexer	23.02.2024	05.03.2024	12
3.	UNIT-III: Combinational Circuits-II: Adders, Subtractors, Carry look ahead adder, Digital comparator, Parity checker/generator, Code converters, Priority encoders, Decoders/Drivers for display devices, Q-M method of function realization.	06.03.2024	24.03.2024	19
4.	UNIT-IV: Sequential Circuits: Introduction to flip-flops, SR, JK, T and D type's flip- flops, Shift registers, Conversion of flip-flops, Ring counter, Ripple (Asynchronous) counters, Synchronous counte	19.03.2024	12.04.2024	19
5.	UNIT-V: Semiconductor Memories and Programmable Logic Devices: Memory organization and operation, expanding memory size, classification and characteristics of memories, sequential memory, read-only memory (ROM), ROM types, Read and write memory (RAM) types, Programmable logic array, Programmable array logic, Field Programmable Gate Array (FPGA).	13.04.2024	26.04.2024	14

Total No. of Instructional periods available for the course: 73 Hours



SCHEDULE OF INSTRUCTIONS - COURSE PLAN

	Less		No. of		Objectives &	References
Unit No.	on No.	Date	Periods	Topics / Sub-Topics	Outcomes	(Textbook, Journal)
	10.				Nos.	
				UNIT-I:	1	"Digital logic and
		02-05-24		Fundamentals of Digital Systems	1	Computer design"-
	1		1	and Logic Families introduction		M. Mano,
					1	"Digital logic and
		02-06-24		Digital signals	1	Computer design"-
	2		1			M. Mano,
					1	"Digital logic and
		02-07-24		Digital circuits	1	Computer design"-
	3		1			M. Mano,
					1	"Digital logic and
		02-08-24		AND, OR, NOT gate operations	1	Computer design"-
	4		1			M. Mano,
					1	"Digital logic and
		02-09-24		NAND, NOR operations	1	Computer design"-
	5		1			M. Mano,
					1	"Digital logic and
		02-10-24		Exclusive-OR operations	1	Computer design"-
	6		1			M. Mano,
					1	"Digital logic and
	_	, 02-11-24		Numarical problems	1	Computer design"-
	7		1			M. Mano,
		02-12-24		N	1	"Digital logic and
				Numarical problems	1	Computer design"-
	8		1			M. Mano,
		00 40 04		Durit en strakes	1	"Digital logic and
		02-13-24		Boolean algebra,	1	Computer design"-
	9		1			M. Mano,
		00 4 4 0 4		Everyplan of IC gatas	1	"Digital logic and
	10	02-14-24	1	Examples of IC gates	1	Computer design"-
	10		1		А	M. Mano,
		02-15-24		Examples of IC gates	1	"Digital logic and Computer design"-
	11	02-10-24	1	Examples of iC gales	1	M. Mano,
	11		1		4	"Digital logic and
		02-16-24		Signed binary	1	
	12	UZ-10-2-7	1	Signed binary	1	Computer design"-
	12		L		1	"Digital logic and
		02-17-24		Octal hexadecimal number	1	
	13	02-17-24	1		1	Computer design"-
		00 40 04	1	Discreceithmotic		"Digital logic and
	14	02-18-24	1	Binary arithmetic	1	Digital logic and



1	1 1	Dej	partment	of Electrical & Electronics Engine	eering	1
		I			1	Computer design"-
		Ļ				M. Mano,
				Operate and Twee's complements	1	"Digital logic and
		02-19-24		One's and Two's complements	1	Computer design"-
	15	I	1	arithmetic		M. Mano,
	-		-	+	1	"Digital logic and
		02-20-24		One's and Two's complements		
	16	UZ-20-27	1	arithmetic	1	Computer design"-
	16	ŀ	1	++		M. Mano,
		I			1	"Digital logic and
		02-21-24		Numarical problems	1	Computer design"-
	17	I	1			M. Mano,
					1	"Digital logic and
		02-22-24		Numarical problems	1	Computer design"-
	18	-	1			M. Mano,
		i		+	2	"Digital logic and
		02-23-24		UNIT-II: Combinational Circuits-I:		
	10	UZ-ZJ-Z4		UNIT-II: Compinational Circuits-i.	2	Computer design"-
	19	<u> </u>	1	+		M. Mano,
		ł		Standard representation for logic	2	"Digital logic and
		02-24-24		functions	2	Computer design"-
	20	I	1			M. Mano,
		I	<u> </u>	1	2	"Digital logic and
		02-25-24		K-map representation	2	Computer design"-
	21		1	It map reprocentation	2	M. Mano,
	<u> </u>	r	<u>↓</u>	+		
				simplification of logic functions	2	"Digital logic and
		02-26-24		using K- map	2	Computer design"-
	22	Į	1			M. Mano,
		I			2	"Digital logic and
		02-27-24		Numarical problems	2	Computer design"-
	23	1				M. Mano,
		1	1	+	2	"Digital logic and
		02-28-24		Numarical problems	2	Computer design"-
	24	02-20-24	1		۷	M. Mano,
	24	i	1	++		· · · · · ·
					2	"Digital logic and
		02-29-24		Minimization of logical functions	2	Computer design"-
	25	l	1			M. Mano,
		 I			2	"Digital logic and
		03-01-24		Numarical problems	2	Computer design"-
	26		1		-	M. Mano,
		1	+	+	2	"Digital logic and
		03-02-24		Don't care conditions		
	27	03-02-24		DON'T CALE CONTINUES	2	Computer design"-
	27	ŀ	1	+		M. Mano,
		1			2	"Digital logic and
		03-03-24		Numarical problems	2	Computer design"-
	28	I	1			M. Mano,
				1	2	"Digital logic and
		03-04-24		Multiplexer	2	Computer design"-
	29	1 00 0 1 2 1	1	multiplexer	2	M. Mano,
	- I I I I I I I I I I I I I I I I I I I					"Digital logic and
	30	03-05-24	1	De-Multiplexer	2	Digital logic and



	i	Dej	partment	of Electrical & Electronics Engine	eering	
					2	Computer design"-
						M. Mano,
						"Digital logic and
		03-06-24		UNIT-III: Combinational Circuits-II:	3	Computer design"-
	31		1		3	M. Mano,
						"Digital logic and
		03-07-24		Adders	3	Computer design"-
	32		1		3	M. Mano,
F						"Digital logic and
		03-08-24		Subtractors	3	Computer design"-
	33		1		3	M. Mano,
-			-			"Digital logic and
		03-09-24		Carry look ahead adder	3	Computer design"-
	34	00 00 24	1	Carry look anead adder	3	M. Mano,
-	54		±		5	"Digital logic and
		03-10-24		Digital comparator	2	0
	25	03-10-24	1	Digital comparator	3	Computer design"-
-	35		1		3	M. Mano,
		00.44.04				"Digital logic and
		03-11-24		Parity checker/generator	3	Computer design"-
-	36		1		3	M. Mano,
						"Digital logic and
		03-12-24		Numarical problems	3	Computer design"-
	37		1		3	M. Mano,
						"Digital logic and
		03-13-24		Numarical problems	3	Computer design"-
	38		1		3	M. Mano,
						"Digital logic and
		03-14-24		Numarical problems	3	Computer design"-
_	39		1		3	M. Mano,
						"Digital logic and
		03-15-24		Numarical problems	3	Computer design"-
	40		1		3	M. Mano,
						"Digital logic and
		03-16-24		Numarical problems	3	Computer design"-
	41		1		3	M. Mano,
						"Digital logic and
		03-17-24		Numarical problems	3	Computer design"-
	42		1		3	M. Mano,
						"Digital logic and
		03-18-24		Numarical problems	3	Computer design"-
	43	-	1		3	M. Mano,
	.0		_		-	"Digital logic and
		03-19-24		Code converters	3	Computer design"-
	44	00 10 27	1		3	M. Mano,
			±		J	"Digital logic and
		03-20-24		Priority encoders	Э	Computer design"-
	45	03-20-24	1	Filonty encoders	3 3	M. Mano,
		00.04.04		Nium ariant and the sec		"Digital logic and
	46	03-21-24	1	Numarical problems	3	Digital logic and



í.	ı ,	Der	partment (of Electrical & Electronics Engine	eering	
	1	1	1		3	Computer design"-
	1	1	1			M. Mano,
		·,	Ţ		-	"Digital logic and
	1	03-22-24	1	Decoders/Drivers for display	3	Computer design"-
	47	1	1	devices	3	M. Mano,
		·'	+	Q-M method of function		"Digital logic and
	1	1 02 02 04	1	realization.	n	
		03-23-24			3	Computer design"-
	48	<u>ا</u>	1	↓	3	M. Mano,
	1	1 '	'	1		"Digital logic and
	1	03-24-24	1	Numarical problems	3	Computer design"-
!	49	ı'	1		3	M. Mano,
I		· · ·				"Digital logic and
	1	03-25-24	1	UNIT-IV: Sequential Circuits:	4	Computer design"-
	50	1	1		4	M. Mano,
		·'	+	+	<u> </u>	"Digital logic and
	1	00.06.04	1	later duction to flip flops	Α	
		03-26-24		Introduction to flip-flops	4	Computer design"-
	51	<u>ب </u>	1	4	4	M. Mano,
	1	1	1	1		"Digital logic and
	1	03-27-24	'	JK, type flip-flops	4	Computer design"-
	52	1	1	1	4	M. Mano,
1		ı	,			"Digital logic and
'	1	03-28-24	1	T type flip-flops	4	Computer design"-
'	53	1	1		4	M. Mano,
'		·ب	++	++	ت	"Digital logic and
'	1	00.00.04	1	D time flip flopp	л	
'		03-29-24		D type flip-flops	4	Computer design"-
'	54	<u> </u>	1	<u>↓</u>	4	M. Mano,
'	1	1 '	'	1		"Digital logic and
'	1	03-30-24	'	Numarical problems	4	Computer design"-
'	55	ı'	1		4	M. Mano,
'		, I				"Digital logic and
'	1	03-31-24	1	Numarical problems	4	Computer design"-
'	56	1	1	· · ·	4	M. Mano,
1 1	<u>⊢</u>	í	++	+	·	"Digital logic and
1 '	1	04-01-24	'	Numarical problems	Л	Computer design"-
'		04-01-2-7			4	
'	57	·'	1	ł	4	M. Mano,
'	1		1			"Digital logic and
1 1	1	04-02-24	1	Shift registers	4	Computer design"-
1 '	58	ı'	1	l	4	M. Mano,
'		'	· ا			"Digital logic and
1 1	1	04-03-24	1	Conversion of flip-flops	4	Computer design"-
'	59	1	1	1	4	M. Mano,
1		,,	† •	1		"Digital logic and
1 1	1	04-04-24	1	Conversion of flip-flops	4	Computer design"-
1 1	60		1 1		4	M. Mano,
1 1		·'	1	+	4	
1 1	1		1		_	"Digital logic and
1 1	1 _]	04-05-24	1	Conversion of flip-flops	4	Computer design"-
1 1	61	<u> </u>	1	ļ	4	M. Mano,
1 1	62	04-06-24	1	Conversion of flip-flops	4	"Digital logic and
1 1	·		·	·		



	-	`	of Electrical & Electronics Engin	een mg	1
				4	Computer design"- M. Mano,
					"Digital logic and
	04-07-24		Ring counter	4	Computer design"-
63		1		4	M. Mano,
		-		•	"Digital logic and
	04-08-24		Ripple (Asynchronous) counters	4	Computer design"-
64	04-00-24	1	Ripple (Asynchronous) counters	4	M. Mano,
04		1		4	
	04.00.04				"Digital logic and
	04-09-24		Synchronous counters	4	Computer design"-
65		1		4	M. Mano,
					"Digital logic and
	04-10-24		Numarical problems	4	Computer design"-
66		1		4	M. Mano,
					"Digital logic and
	04-11-24		Numarical problems	4	Computer design"-
67		1		4	M. Mano,
					"Digital logic and
	04-12-24		Numarical problems	4	Computer design"-
68		1		4	M. Mano,
					"Digital logic and
	04-13-24		UNIT-V: Semiconductor Memories	5	Computer design"-
69		1	and Programmable Logic Devices:	5	M. Mano,
			1	-	"Digital logic and
	04-14-24		Memory organization operation,	5	Computer design"-
70		1		5	M. Mano,
		-		2	"Digital logic and
	04-15-24		expanding memory size	5	Computer design"-
71	07 10 27	1	openaling memory size	5	M. Mano,
· 1				5	"Digital logic and
	04-16-24		classification and characteristics	E	Computer design"-
72	04-10-24	1	of memories	5	
72		1		5	M. Mano,
	04 47 04			_	"Digital logic and
	04-17-24		sequential memory,	5	Computer design"-
73		1		5	M. Mano,
					and the second sec
					"Digital logic and
	04-18-24		read-only memory (ROM)	5	Computer design"-
74	04-18-24	1	read-only memory (ROM)	5 5	Computer design"- M. Mano,
74		1			Computer design"- M. Mano, "Digital logic and
74	04-18-24 04-19-24	1	read-only memory (ROM) ROM types		Computer design"- M. Mano, "Digital logic and Computer design"-
74		1		5	Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano,
			ROM types	5	Computer design"- M. Mano, "Digital logic and Computer design"-
			ROM types Read and write memory (RAM)	5	Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano, "Digital logic and
	04-19-24		ROM types	5 5 5	Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano, "Digital logic and Computer design"-
75	04-19-24	1	ROM types Read and write memory (RAM)	5 5 5 5	Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano,
75	04-19-24 04-20-24	1	ROM types Read and write memory (RAM) types	5 5 5 5 5	Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano, "Digital logic and
75	04-19-24	1	ROM types Read and write memory (RAM)	5 5 5 5	Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano, "Digital logic and Computer design"- M. Mano,



Signature of faculty

Date:

Department	of Electrical	&	Electronics	Engineering

Department of Electrical & Electronics Eligneting								
				5	Computer design"-			
					M. Mano,			
					"Digital logic and			
	04-23-24		Numarical problems	5	Computer design"-			
79		1		5	M. Mano,			
					"Digital logic and			
	04-24-24		Numarical problems	5	Computer design"-			
80		1		5	M. Mano,			
					"Digital logic and			
	04-25-24			5	Computer design"-			
81		1		5	M. Mano,			
					"Digital logic and			
	04-26-24		Numarical problems	5	Computer design"-			
82		1		5	M. Mano,			
	80	04-23-24 79 04-24-24 80 04-25-24 81 04-25-24	04-23-24 79 1 04-24-24 80 1 04-25-24 81 1 04-26-24	04-23-24Numarical problems79104-24-24Numarical problems80104-25-24Field Programmable Gate Array (FPGA).8104-26-24	04-23-24 Numarical problems 5 79 1 S 04-24-24 Numarical problems 5 80 1 S 04-25-24 Field Programmable Gate Array (FPGA). 5 81 1 S			

Signature of HOD

Date:

Note:

- Ensure that all topics specified in the course are mentioned.
 Additional topics covered, if any, may also be specified in bold.
 Mention the corresponding course objective and outcome numbers against each topic.



Unit No.	Lesson No.	Date	DAY	Topics / Sub-Topics
	02-05-24		MON	UNIT-I: Fundamentals of Digital Systems and Logic Families introduction
	2	02-06-24	TUE	Digital signals
	3	02-07-24	WED	Digital circuits
	4	02-08-24	THU	AND, OR, NOT gate operations
	5	02-09-24	FRI	NAND, NOR operations
	602-10-24MONExclusive-OR operations702-11-24TUENumarical problems802-12-24WEDNumarical problems902-13-24THUBoolean algebra,1002-14-24FRIExamples of IC gates		Exclusive-OR operations	
			Numarical problems	
			WED	Numarical problems
			THU	Boolean algebra,
			FRI	Examples of IC gates
	11	02-15-24	SAT	Examples of IC gates
	12	02-16-24	MON	Signed binary
	13	02-17-24	TUE	Octal hexadecimal number
	14	02-18-24	WED	Binary arithmetic
	15	02-19-24	THU	One's and Two's complements arithmetic
	16	02-20-24	FRI	One's and Two's complements arithmetic
	17	02-21-24	SAT	Numarical problems
	18	02-22-24	MON	Numarical problems
	19	02-23-24	TUE	UNIT-II: Combinational Circuits-I:
	20	02-24-24	WED	Standard representation for logic functions
	21	02-25-24	THU	K-map representation
	22	02-26-24	FRI	simplification of logic functions using K- map
	23	02-27-24	SAT	Numarical problems
	24	02-28-24	MON	Numarical problems
	25	02-29-24	TUE	Minimization of logical functions



	DCF		of Electrical & Electronics Engineering
26	03-01-24	WED	Numarical problems
27	03-02-24	THU	Don't care conditions
28	03-03-24	MON	Numarical problems
29	03-04-24	TUE	Multiplexer
30	03-05-24	WED	De-Multiplexer
31	03-06-24	THU	UNIT-III: Combinational Circuits-II:
32	03-07-24	FRI	Adders
33	03-08-24	SAT	Subtractors
34	03-09-24	MON	Carry look ahead adder
35	03-10-24	TUE	Digital comparator
36	03-11-24	WED	Parity checker/generator
37	03-12-24	THU	Numarical problems
38	03-13-24	FRI	Numarical problems
39	03-14-24	SAT	Numarical problems
40	03-15-24	TUE	Numarical problems
41	03-16-24	WED	Numarical problems
42	03-17-24	THU	Numarical problems
43	03-18-24	SAT	Numarical problems
44	03-19-24	THU	Code converters
45	03-20-24	SAT	Priority encoders
46	03-21-24	MON	Numarical problems
47	03-22-24	WED	Decoders/Drivers for display devices
48	03-23-24	MON	Q-M method of function realization.
49	03-24-24	TUE	Numarical problems
50	03-25-24	THU	UNIT-IV: Sequential Circuits:
51	03-26-24	FRI	Introduction to flip-flops
52	03-27-24	MON	JK, type flip-flops
53	03-28-24	TUE	T type flip-flops
54	03-29-24	WED	D type flip-flops
55	03-30-24	THU	Numarical problems
56	03-31-24	FRI	Numarical problems
57	04-01-24	SAT	Numarical problems
58	04-02-24	MON	Shift registers
59	04-03-24	TUE	Conversion of flip-flops
60	04-04-24	WED	Conversion of flip-flops
61	04-05-24	THU	Conversion of flip-flops
62	04-06-24	FRI	Conversion of flip-flops



				0 0
	63	04-07-24	SAT	Ring counter
	64	04-08-24	MON	Ripple (Asynchronous) counters
	65 04-09-24		TUE	Synchronous counters
	66	04-10-24	WED	Numarical problems
	67	04-11-24	THU	Numarical problems
	68	04-12-24	FRI	Numarical problems
	69	04-13-24	MON	UNIT-V: Semiconductor Memories and Programmable Logic Devices:
	70	04-14-24	TUE	Memory organization operation,
	71	04-15-24	WED	expanding memory size
	72 04-16-24 73 04-17-24		THU	classification and characteristics of memories
			FRI	sequential memory,
	74	04-18-24	SAT	read-only memory (ROM)
	75	04-19-24	MON	ROM types
	76	04-20-24	TUE	Read and write memory (RAM) types
	77	04-21-24	WED	Programmable logic array
	78	04-22-24	THU	Programmable logic array
	79	04-23-24	FRI	Numarical problems
	80	04-24-24	MON	Numarical problems
	81	04-25-24	TUE	Field Programmable Gate Array (FPGA).
	82	04-26-24	WED	Numarical problems

Signature of HOD

Date:

Signature of faculty

Date:

Note:

- 4. Ensure that all topics specified in the course are mentioned.
- 5. Additional topics covered, if any, may also be specified in bold.
- 6. Mention the corresponding course objective and outcome numbers against each topic.



ASSIGNMENT – 1

This Assignment corresponds to Unit No. 1

Question No.	Question	Objective No.	Outcome No.
1	 (i)Convert (A0F90EBA)₁₆ to equivalent octal, decimal and binary values. (ii) Perform Excess-3 addition of (8)₁₀ and (6)₁₀ 	1	1
2	Discuss about logic gates.	1	1

Signature of HOD

Date:

Signature of faculty



ASSIGNMENT – 2

This Assignment corresponds to Unit No. 2

Question No.	Question	Objective No.	Outcome No.
1	Simplify the fallowing expression using K-Map $F(A,B,C,D)=\sum m(0,8,6,13,14)+\sum d(2,4,10).$	2	2
2	Minimize the expression using K-Map $F(A,B,C,D)=\pi M(0,2,3,8,9,12,13,15)$ $F(A,B,C,D) = \sum m(1,3,7,11,15) + \sum d(0,2,5).$	2	2

Signature of HOD

Date:

Signature of faculty



ASSIGNMENT – 3

This Assignment corresponds to Unit No. 3

Question No.	Question		Outcome No.
1	Explain about binary adder - subtractor circuit with example.	3	3
2	Define circuit and combinational circuit and sequential circuit and compare combinational sequential circuits.	3	3

Signature of HOD

Signature of faculty

Date:



ASSIGNMENT – 4

This Assignment corresponds to Unit No. 4

Question No.	Question	Objective No.	Outcome No.
1	Explain the operation of JK master slave flip-Flop. Explain its truth table.	4	4
2	Discuss registers and counters	4	4

Signature of HOD

Signature of faculty

Date:



ASSIGNMENT – 5

This Assignment corresponds to Unit No. 5

Question No.	Question	Objective No.	Outcome No.
1	Define main memory, RAM, ROM, and types of ROM.	4	4
2	Discuss about Auxiliary memory & Associative memory.	4	4

Signature of HOD

Signature of faculty

Date:



TUTORIAL – 1

This tutorial corresponds to Unit No. 1 (Objective Nos.: 1, Outcome Nos.: 1)

Q1. Any signed negative binary number is recognised by its _____

- a) MSB
- b) LSB
- c) Byte
- d) Nibble

Q2. The parameter through which 16 distinct values can be represented is known as _____

- a) Bit
- b) Byte
- c) Word
- d) Nibble

Q3.If the decimal number is a fraction then its binary equivalent is obtained by ______ the number continuously by 2.

- a) Dividing
- b) Multiplying
- c) Adding
- d) Subtracting

Signature of HOD

Date:

Signature of faculty



TUTORIAL – 2

This tutorial corresponds to Unit No. 2 (Objective Nos.: 2, Outcome Nos.: 2)

Q1The terms in SOP are called ______ a) max terms b) min terms c) mid terms d) sum terms Q2. Which operation is shown in the following expression: (X+Y).(X+Z).(Z+Y) a) NOR b) ExOR c) SOP d) POS Q3. The expression Y=AB+BC+AC shows the _____ operation. a) EX-OR b) SOP c) POS d) NOR

Signature of HOD

Signature of faculty

Date:



TUTORIAL SHEET – 3

This tutorial corresponds to Unit No. 3 (Objective Nos.: 3, Outcome Nos.: 3)

Q1. The basic building blocks of the arithmetic unit in a digital computers are _____

- a) Subtractors
- b) Adders
- c) Multiplexer
- d) Comparator

Q2.A digital system consists of _____ types of circuits.

- a) 2
- b) 3
- c) 4
- d) 5

Q3.In a combinational circuit, the output at any time depends only on the _____ at that time.

- a) Voltage
- b) Intermediate values
- c) Input values
- d) Clock pulses

Signature of HOD

Date:

Signature of faculty



TUTORIAL – 4

This tutorial corresponds to Unit No. 4 (Objective Nos.: 3, Outcome Nos.: 3)

- Q1. A latch is an example of a
- a) Monostable multivibrator
- b) Astable multivibrator
- c) Bistable multivibrator
- d) None of the Mentione
- Q 2. The NAND latch works when both inputs are
- a) 1
- b) 0
- c) Inverted
- d) Don't cares
- Q 3.The truth table for an S-R flip-flop has how many VALID entries?
- a) 1
- b) 2
- c) 3
- d) 4

Signature of HOD	Signature of faculty
Date:	Date:



TUTORIAL SHEET – 5

This tutorial corresponds to Unit No. 5 (Objective Nos.: 5, Outcome Nos.: 5)

Q1. Which of the following memories are non volatile memories

- A. PROM
- B. Ferrite core memory
- C. None of the above
- D. ROM

2. The access time of bipolar RAM is of the order of

- A. 20 micro sec
- B. 20 milli sec
- C. 20 sec
- D. 20 nSec

3. The access time of MOS RAM is of the order of

- A. 1 micro sec
- B. 1 milli sec
- C. 1 sec1
- D. 1 nano sec

Signature of HOD

Date:

Signature of faculty



EVALUATION STRATEGY

Target (s)

a. Percentage of Pass : 95%

Assessment Method (s) (Maximum Marks for evaluation are defined in the Academic Regulations)

- a. Assignments
- b. Online Quiz (or) Seminars
- c. Continuous Internal Assessment
- d. Semester / End Examination

List out any new topic(s) or any innovation you would like to introduce in teaching the subjects in this semester

Case Study of any one existing application

Signature of HOD

Signature of faculty

Date:



COURSE COMPLETION STATUS

Actual Date of Completion & Remarks if any

Units	Remarks	Objective No. Achieved	Outcome No. Achieved
Unit 1	completed on 28.10.2022	1	1
Unit 2	completed on 21.11.2022	2	2
Unit 3	completed on 16.12.2022	3	3
Unit 4	completed on 12.01.2023	4	4
Unit 5	completed on 06.02.2023	5	5

Signature of HOD

Signature of faculty

Date:



Mappings

1. Course Objectives-Course Outcomes Relationship Matrix

(Indicate the relationships by mark "X")

Course-Outcomes Course-Objectives	1	2	3	4	5
1	Н		М		
2		Н			
3			Н		
4				Н	
5					Н

2. Course Outcomes-Program Outcomes (POs) & PSOs Relationship Matrix

3. PO'S CO'S	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12
CO 1	М	М	Н	Н	L	М	Н	Н	L	L	L	L
CO 2	М	М	L	М	Н	L	М	М	М	L	L	L
CO 3	Н	М	М	М	М	М	М	L	L	L	L	L
CO 4	Н	М	М	Н	Н	М	Н	М	М	L	М	L
CO 5	М	Н	М	М	М	L	М	L	М	L	Н	L

H-High; M-Moderate; L-Low



Department of Electrical & Electronics Engineering Rubric for Evaluation

Performance Criteria	Unsatisfactory	Developing	Satisfactory	Exemplary	
	1	2	3	4	
Research & Gather Information	Does not collect any information that relates to the topic	Collects very little information some relates to the topic	Collects some basic Information most relates to the topic	Collects a great deal of Information all relates to the topic	
Fulfill team role's duty	Does not perform any duties of assigned team role.	Performs very little duties.	Performs nearly all duties.	Performs all duties of assigned team role.	
Share Equally	Always relies on others to do the work.	Rarely does the assigned work - often needs reminding.	Usually does the assigned work - rarely needs reminding.	Always does the assigned work without having to be reminded	
Listen to other team mates	never allows anyone		Listens, but sometimes talks too much.	Listens and speaks a fair amount.	



Ŧ,

1.6



awartulagan jelakin, nored, sulyaper rituu Telengans – 508 200 www.chusg.ec.in 1918757-22270

11 B.TECH IV SEMESTER I MID EXAMINATIONS - APRIL 2024

Branch : Date : 02 Subject :	Max. Marks: 30 Time: 120 Minutos		
-	PART - A		
ANSWE	ALL QUESTIONS	10 X 1 M	(= 19 M
Q.No	Question	co	BTL
1.	The 1's complement of a binary number is obtained by (-) changing	C01	LI
	-(A). Each 1 to a 0 - (B). Each 0 to 1 - (C). Each 1 to 0 and each 0 to 1 - (D). None of t	te Above
2.	Which gate is known as the universal gate? (-)	CO1	1.1
	(A), NAND (B), OR (C), AND (D), None of the Above		
3.	is an example of identity law ()	CO1	L2
	(A), a+0=0+a=a (B), 1+a+a+1=1 (C), ab=ba (D), a+(b+c)=(a+b)+c		
4.	The Base of the hexadecimal number systems is ()	CO1	L1
	(A), 6 (B), 8 (C), 16 (D), 10		
5.	When designing a circuit to emulate a truth table, both Product- () of-Sums (POS) expressions and Sum-of-Products (SOP) expressions can be derived from?	CO2	[1
	(A), k-map (B), NAND gate (C), NOR gate (D), X-NOR gate		
6.	Which of the following gates is equivalent to a NOT gate () followed by an OR gate?	CO2	L2
	(A), NAND (B), NOR (C), AND (D), XOR		
7.	Which of the following expressions is NOT equivalent to the (-) other three?	CO2	L3
	(A), $A(B + C) = (B)$, $(AB) + (AC) = (C)$, $A + (BC) = (D)$, $(A + B)(A + C) = (A + B)(A + C)$		
8.	What is a minterm? ()	CO2	L2
	(A). A product of literals where each variable appears exactly once (B). A each variable appears exactly once (C). A term with minimum literals in a (D). A term with maximum literals in a Buolean expression	sum of lite Boolcan cz	als where pression
9.	How many two-input AND and OR gates are required to (-) realize Y=CD+EF+G	CO3	LI
	(A), 2,2. (B), 2,3. (C), 3,3. (D), none of these.		
10.	The simplified expression of full adder carry is (-)	CO3	L2
	(A), $c=xy+xz+yz$ (B), $c=xy+xz$ (C), $c=xy+yz$ (D), $c=x+y-z$		
	PART - B		
NSWER	ANY FOUR	4X5M	= 20 M
Q.No	Question	CO	BTL
11.	Draw the logic symbols and construct the truth table for all the Gates?	CO)	1.2
12.	Find i) (A6)16 to ()10, ii) (35.45)10 to ()8 iii) (3250-7253) using 10's complement iv) (110101)2 to ()gray	CO1	L3
13.	Design a 4-bit binary ti BCD converter	CO2	L3
	Simplify the following boolean function by using a Tabular	CO2	L3

15.	Explain half Subtractor and full Subtracto and design them using NAND gates	CO3	L3
16.	Explain half adder and full adder and design them using NAND gates	CO3	L2

. ,

.



NAAC @ A+

11 B.TECH IV SEMESTER II MID EXAMINATIONS - JUNE 2024

Branch : B.Trch. (EEE)	Max. Marks : 30M				
Date : 19-Jun-2024 Session : Afternoon	Time : 120 Min				
Subject : Digital Electronics, EE404PC					

PART - A ANSWER ALL THE QUESTIONS $10 \ge 1M = 10M$ Q.No coBTL Ouestion 1. An encoder generates — Type code on each input? ()CO3 LE (A), Hexa (B), Binary (C), Octal (D), ASCII In which one of the following logic circuits the feedback loop is not ż. CO3 L1 ()present? (A). Sequential logic circuit (B). Combinational logic circuit (C). Both a and b (D). None of the abov. 3. When both set and reset are disabled in S-R flip flop then the output will (--) L2 C04 be (A), Set (B), Reset (C), No change (D), Indeterminate The no-change conditions occur when L2 4. in JK Rip flop () C04 (A), J=1, K=1 (B), J=0, K=0 (C), J=1, K=0 (D), J=0, K=1 5. CO4 L2 The flip flop requires ()(A). More number of gates (B). More power (C). Both a and b (D). None of the above 6. When toggle condition occurs in JK flip flop? LL ()CO4 (A), J-1, K-1 (B), 3-0, K-0 (C), J-1, K-0 (D), J-0, K-1 Periodic re-charging of the memory cells at regular interval of 3 to 8 7. COS L2()millisec is required in a (A), ROM (B), Static RAM (C), Dynamic RAM (D), PLA () COS ΤI 8. A RAM is (A). Non-volatile memory (B). Only static memory (C). Only dynamic memory (D). Volatile and either static or dynamic memor-The memory in which the stored data is lost, when power is switched. 9. ()COS L1 offis (A), ROM (B), Ferrite core memory (C), RAM (D), PROM The power consumption of the dynamic RAM is 10. CO5 LL - 3 (A). More than that of the static RAM – (B). Equal to that the static RAM – (C). Less than that of the static RAM (D). Zero PART - B ANSWER ANY FOUR 4 X 5M = 20MCO O.No. Ouestion BTL 🔹 11. Simplify the folloing bonlean function by using Ouine Mc-Cluskey CO3 L2 method. F(A,B,C,D)=m(0,2,3,6,7,8,10,12,13)

Explain decoder and Explain operation of 3 X 8 decoder with necessary 12. CO3 L3 diagrams. 13. CO4 L3 Explain the JK. flip flop with logic diagram and truth table. Explain Shift registers and classification of type of Shift registers. CO4 1.2 14. Implement the given function by using Programable Read Only L3 15. CO5 Memory x=m(0,3,4,7) y=m(1,2,5,7)

Explain the classification of ROM. CO5

16.

L3

Pro	gramme: BTech	Year: II	Year: II Course: Theory A.Y: 202			23-24	
Course: Digital electronic		Section:		Faculty Name: M.Srinu			
S. No	Roll No	MID-I (35M)	MID-II (35M)	Avg. of MID I & II	Viva-Voce/Poster Presentation (5M)	Total Marks (40)	
1	22C11A0201	28	27	28	5	33	
2	22C11A0202	33	30	32	5	37	
3	22C11A0203	26	25	26	5	31	
4	22C11A0204	25	24	25	5	30	
5	22C11A0205	27	27	27	5	32	
6	22C11A0206	25	25	25	5	30	
7	22C11A0207	31	34	33	5	38	
8	22C11A0208	28	31	30	5	35	
9	23C15A0201	27	24	26	5	31	
10	23C15A0202	25	24	25	5	30	
11	23C15A0203	31	27	29	5	34	
12	23C15A0204	34	31	33	5	38	
13	23C15A0205	28	30	29	5	34	
14	23C15A0206	30	32	31	5	36	
15	23C15A0207	30	30	30	5	35	
16	23C15A0208	25	25	25	5	30	
17	23C15A0209	25	32	29	5	34	
18	23C15A0210	31	30	31	5	36	
19	23C15A0211	25	26	26	5	31	
20	23C15A0212	32	31	32	5	37	
21	23C15A0213	33	25	29	5	34	

Continuous Internal Assessment (R-22)


No. of Absentees: 00

Total Strength: 21

Signature of Faculty

Signature of HoD

:





11.	Cours	l. p.	-	1				
	Given function is F(AB, CD) = M(0,2,3,6,7,8,10,12,13) Step1: list all the arrangement order.							
	Sight			-0				
		minterns ,MO		1	1.1			
		Ma	0000					
		Ma	0011					
		MG						
			0110					
		MJ	1000	F 1				
		M8	1810		•			
		MID	1100					
-		M12 /	P					
		4	MAR.	<u>\</u> G				
-	steps!	0	- PERC	ne's position.	• . •			
		minterns	147 (Besseller	<u> </u>				
-		MO	0000	NI ARA	*			
+		Mangir	ecanig En	gineers	• • •			
+		W8	10.00		,			
+		Ma	0011					
+		MG	0110		4			
_		Mio	1010					
_		M12	1100					
		Ma	0111					
_		MI3	1101					
	steps + 1	Difference		aber with mind	esms			
	F	minterns	Binory,	r				
-		mo, m2	00-00					
			-000-					
_		mo, mg		the second se	and the second s			
		m_2, m_3	001-~					



m81mw 10-0-1-00 m8,mn 0-11 MAIMA 1. mayma 011 maimis 110step 4 - Difference the no. of place cancel - in the order 00 1 Binoay mintoms :0-0 -0 0 0-1 16 20 the remaining write . calculate Steps ? and hombers vorite logic numbers Binary minterny 5-70 B SACD marma 1-00 DABE 110 -MIZIMIZ PBO 6-0 MOM2 MSM JA.C. momand Juput. mr ma ma High me MID. 43 m her 0 0 ACD (8112) 0 ABE (12,13) 0 BD (0,2,8,0) () 0 0 0 0 AC (2,3,6) Ø 0 0 RAJAC Scanned with OKEN Scanner

decodes 528 12 4 42 43 39 °0/ YA 3×8 JIP Decodery 1 ... 40 3×8 deebdis -Figt give the signpots output should when we and the yz Should get "I Ex4 000 show in froth fable. The operation Troff Tablet 40 43 41 43 46 YA Salsipso 42 YT 0 0 0 0 ł 0 0 0 000 Q' 0 0 0 Q 1: 001 0 Q. .) 0 0 O, 0 010 CO. 0. 0 0 0 0 0 0 011 0 ۲ 0 0 C 0 1 100 0 0 0 0 0 0 .l 0 0 0 101: 0 0 0 .0 D 0 0 .1 0. 110 0 0 0 0 0 0 ð 0 ١ 11 } fable for the flue ' logic froth the using troth table decoder and following logic diagram Constructed. Supeti 125,50 2305,50 101 = 0,00 110 5 52 5450 001 = 52 51 50 ... 010 - 52 51 30 UN 5' SaBiso 2 011-2 52 31 30 . * · 1.00 7 Sr 31 So Scanned with OKEN Scanner

52 52 51 51 So . So 40. Ÿ, t.. ÷ E. 42 43 1 44 45--1 ÷ £. 4 . aritic tran -1.4 . . . 67 1 · Section 1 and all Shares a 14 5 1 X See. 4. a little provide to the second 1 thomeering Engineers • • 1 2 · 63.83 600 1.7 1 1. $= \Lambda$. . •* 1.8 100 [125]4 ł . . 1 1 . 1.11 2.5 - 1Sec. 18 1 5 13 . ٠ 11 2. 1 + nº *



T Q Que CIK k logic dagram of Jk thip flop figt clock a initial value gales are o When the No change and when clock pulse applied No change will accure when clock polse applied and Jelako applied J/p 1 there will charge Q= Qn+1 and of & Set. and be when clock pulse applied K=1 J=0 there is Q= Qn+1 and olp is Reset. change Truth Table States. CK S.NO K Quett О Qn Ne . X × J Ne 2 Qn × x X Set Qnu 0 t 4 ۱ Qn+1 0 Reset 5 Qn Toggle . ١ clock pulse applied when the ana also JEL KEL there is action Toggle is. output Qp.




0 0 cek . . 14 1.1 setI Reset 4 Togg . Timing Diag ram. 20 Fig registers. 14) wo types of shift registers. re register ineers .9 1) Right shift regites 2) Right shift regular. 0 Q D Q . EI, CIK F2 .. FF4 F3 ŝ registes. shift Right first Liphup number Whe (111)) first E. The Rinary nomber ι Scanned with OKEN Scanner

herfy is I and the output is (1000) -)-And Fi will transmit to the next flipflop and the output is (0100) It will continue the operation wontil to but tip top. Left shift register? FB F2 F7 F7 F0 KCIK Eig: Left shift register. the binary number is (111) -) to the binary number i is sater. "n: "Fo and -) -And Fo will transmit the the next thip flop and the output is (0010) It will continues the operation inter to last flip flop L'Registert - O group flip Hops & called Register. <u>Flip Lup</u>: which can Obore the binary nomber is called Lip Lop. Scanned with OKEN Scanner

ANURAG ENGINEERING COLLEGE ANURA (An Autonomous Institution) 1 (Approved by AICTE, New Delhi, Affiliated to JNTUH, Hyderabad, Accredited by NAAC with A+ Grade) Engineering Engineers Ananthagiri (V & M), Kodad, Suryapet (Dist), Telangana. SEMESTER MID EXAMINATION YEAR Program J B.Tech. M.B.A. M.Tech. Regulation : 222 Branch or Specialization: 666 HALL TICKET NO. 9 3 C 2 1 Δ 0 8 Signature of Student: likhi Electronics Course: Diaital row Signature of invigilator with date: Q.No. and Marks Awarded Signature of the Evaluator: ₹. 1 2 7 8 9 10 11 4 5 3 6 30 Maximum Marks 20 Obtained Marks (Start Writing From Here) the folloing boolean function by using 1). Simplify Quine mc-clusky F (A, B, C, D) = m. (0, 2, 3, 6, 7, R, 10, D) 13). SLep-1 1 0000-0 grope 1: 0000-0 0010-2 Step 2 + 2- 0010 -2 0011 - 2 ·q 000-0-12 0110-6 1000-8 601-=213 93-0011-3 -610 = 2,10 6111 - 7 1000-8 10-0 = 8,10 6110-6 1010-10 1010-10' 1-00=8112 0-11-3,7 1100-h 1100-12 1101-13 -1101-13 011-=6,7 GUI -7 110 -= 1413 the p.I let step3 -0-0=112,8, C B D = 12,8,10 1. 0 - 1 = 2,3,6,2 AC = 2, 3, 6, 7 2,6,3,7=0-1-BCD = 2/10 R.D = 8,10 A B.C - 121-13 Scanned with OKEN Scanner

13 BP=1,2,8,10 X X × X × AC= 7,3,6,7 × × BCD = 2,10 ABD= 5,10 X 2 R ABC=12,13 ŧ BD+AC+ABC folloing boolea mc-cluskey boolean function usinga = BO + AC + ABC Ex plain deader and Explain operation of 3 12. n 8 de coder with necessary. is input 12 the operation, 3 x8 decoder 4 ane / So, Si, Sz and output are Do, D1/D2, D3, D4, D5, D6, D7. in the gate. AND using gate decoder iis 3.48 -the -AND gate input ONE a in Scanned with OKEN Scanner

logic Sulmu : D2 Dy 3×8 DY St de -P6 Lyth lable F output. input DZ Dy DS D6 P2 SI D. So £ L C I L ġ Q Ø C Õ I C O Ô Ò t Ô Ò ı In the 3KB decoder E=0 the input -> ave OFF In the 3x8 decoder E=1 the ipput -> aro on the input 30=0, SI=0, Sz=0 the output is 0 Scanned with OKEN Scanner



O Scanned with OKEN Scanner

1 =y -the Di: 1 So=1 Sz=1 -the output of 3x8 decoder is DA. -7 the input are more in 305 decoder -Caplain the JK flip flop with logic diagram 13. and touth table. . the JK flip flop is input are 3 and output 2/ 5 . . . K. . . . i the Jk flip flop is input are J, K clk, and output are Q, Q the output of Logic diagram of JK Hip Hop is Binary number 0,1 Engineering concerns 2 JIK · . CIK thip thep -Q -> In the Logic circuits Q=1 and the \$ = 0. the IX Hip Hop output are Q and Q Scanned with OKEN Scanner

logic diagram. Q CIK 0 k, 9 JK Hip flop. the Logic diagram -truth table! input A R dictput OMI com. + K CLK 6 NC NC. ¥. ingers se. Op Qn Reel 0 truth table g J'k slip dlop. the (B) þ 2 3 4 5 R 6 7 8 Scanned with OKEN Scanner

Engle	A linearing	A.		(A	pprov	ved b	y AlC	Anan	ew D thag	elhi, A giri (V	Affiliate / & M	ed to JN), Kodi	nd, Sury	/apet	d, Accredi (Dist), To	eranga	na.		+ Grade)
Г	Program ·						_]	YEAR		SEMESTE	R	-		MINATIO				
F	B	Tec	h.	Т	-	.Tec		T	N	M.B.A	۱.	1	T		T			Π	
F	_			,	ALL	TICH		ю.				Regulation : R-22 Branch or Specialization: EEE							
E	2	3	c	1		5	A	0	a	0	6	Sign	ature of	Stude	ent: P.Ko	orthek			
	Course: Digital Electronics						Signature of invigilator with date:												
Ē			Q	No.	and	Mar	ks A	ward	ed			Signature of the Evaluator:							
	1	2	3	4	5	6	7	8	9	10	11		Г			2	rks	-	0
					_				_				laximum Marks	2	30		ined	2	1
										(Sta	rt Writ	ing From	n Here)					_	
	B B C B	/	/	/	/	2			4			R			, ,				
5	×	(m0	re p	100	6) 		11 20		1		ind	En			k.				
	9				~													-	
3).	y /	/	2																

Part-B 12 the operator of 3×8 decoder. a autputs nempert ¥0 12, TE (0,1) 42 Yo 45 Ya 47 Yu Ye E B 0 D 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 Ð 0 D 0 1 0 0 Ô 0 0 0 0 D O 0 1 0 0 0 Ð 0 0 0 0 Ð 1 0 0 0 D 0 ¢ Ö C €ngiøeers1 O Ó 0 Engineering 0 D 0 0 1 0 0 0 0 0 Ĉ 0 1 0 0 0 0 0 Ö ĉ D 0 Ø D D Ð 1 The decoders is have 'n' inputs to get a outputs. Hore n= 3 = 2 = 2 = 8 outputs. E Either ', U when we apply a all the outputs coe. Hone one O 1.2 O Scanned with OKEN Scanner

logte diagram : 4 . 4 Ŧ YO - 41 · 42 - 47 44 .45 - 46 RRogrammable Gread only memory 15 Engineers . . . 101 x= m(0,3,4,7) y= (1,2,5,7) step-1 -Binany input outputs inputs Y X 0000 В C A MOS 011 O 0 0 L NB (0 1 100 0 0 My D 1 Ma 1 1 111 0 1 ľ M2 00 1) 0 1 t 0 б ۱ D 1 0 D 1 ۱ 1 1 i O Scanned with OKEN Scanner

- ourean rogic calification 103 2 BC 00, 01 10 1.0 11 A R11 000 p01 010 111 00 101 ABC ABC 00 01 BC BC BC y = BC+ABC+ABE . BE+BC 1 : lagte d'agram + 11 11 11 6 0 1 . 81 ... 19 Engine despotes ŝ 5 C . 6 14 7

O Scanned with OKEN Scanner

16 The classification of Rom The Rom stands for Stead out memory. The Rom is non-volatile because when the power is off the Stoold data is cleased. Structure is = fixed ANDgoty + programmable or gateg These are different types of Rom's one there 1) PROM 2) EPROM 3) EEPRON 4) Maskable Rom_ 5) flash i) prom : -) it stands for Programmable need out memory. -) it is intiary cleaned storage then we need to programe the storage. 2) SEPTOM : Erasable -) Eprom standy for Electrically & programmable mead out memory -) it is Exasable for only. One time. -) with the help of " uv stays to Escase. 3) EEprom + -) EEprom standy for Electrically Eausable programming gread out memory -) it is erosable for soi many times. -) it is Esosable by bit by bit. Scanned with OKEN Scanner

4] Mostable --74 is also so mony times Exasoble. -) But it is Erasoble faster than EEprom. -) it is Erased by block by block 5) flash opm + instan storage or exase the data at the time of -) :+ manufacture only TK fip frop 13 IR. logic dragram Symbol - Q ð 7negring Engineers . . . 12 12 di CIR á. symbol . logte dlagram ÷ Scanned with OKEN Scanner

Q. -On touth table ; On state CLK 0 K T NC MEX nda X 0 0 Ō 60.4 NC 0 Ö X × Set 0 0 1 Deset 0 1 109310 l ١ 0 FIEP frop is a sequential circuit & memory storage bit. -) when the CIK is Enable or D' then On I En is disable so the comment is No change. -) when the cik is on it the J=0 & k=0 then the Comment is Nothinge -) when elk is if then J=0 & k=1 then the Q=0, An-1 the comment is cet. I when cir is i' then J=12k=0 then the Bn=16 En=0 Scanned with OKEN Scanner

5.00 -I when the CIKES'I' then J=1 & 1521 then the Comment les "toggle. . -3 D A lEngineering Engineers



- * Reprogramming is possible
- * Memories are stable
- to analog system. * Digital System are less effectived by noise
- => The worlds largest system is Telephone system. -Advantages of Digital System: * Digital systems are easier to design comapared
- 5) Digital Audio & Video System etc....
- 4) Telephone Systems
- 3) Digital watches
- 2) digital computers
-) calculators
- Examples :
- digital form (0,1) -> some of the more of familiar Digital system
- * Digital systems: pulsar problem and a Digital system is a combination of different Devices Design to manipulate physical quantity or information that can be represented in

Boolean Algebra & Logic Gates multimil

E comple 4


(130, 0)10


6 * Size is less and cost is less 1/1 * power discipation is less etc..... Limitations of Digital system / brawbacks * The main world is anolog initially initial * Human does not under stand digital data The General representation of number System is (N)b = -di _____d3 d2 d1 d0; d-1 d-2 d-3 ---- df Fractional !! Integer Base Portion and 12 1. Jun Portion inst -Pomt : Palquars I 61) netrolator Radix - Pointeres Istant (Examples applatate Applied ((738,6)10 material and and and the Fractional planning portion will be held Integer Portion Radix had point is matrix dry and allow and s 301 : 1 - 1 the style with the property of the states L'arrighter applications and animal and analyzed that if a wishing Juluan M Diplot by shire and less arrent and by noise stardz bu, company praising of primary of all


Prinstern & Man in 11 150 (8 Number Systems Jo() (16. 5()) Positional number system NON - positional number Exssystems EX :-=> weighted number system > Roman number System > Decimal number system (エ,田,田-) > Binary number system > Un weighted number => Octal number system system => Hexa decimal > Excess-3code => Graycode () (10 pr() number System all geto large dependent of mind the > Cyclic code Drawback :-can't represented of a line when when a line it Symbol is zero maline maline astrono astrono al Digital number systems: - The most widely used in :-) Decimal number systems Sor bi "or; () (0 () (0) () Eg 3- (456)10 2) Binary number Systems ()2 (03) ()Br addie tomailated analys Eq = (1011)2

3) Octal number systems mind per mind ()8 (0) ()01 00111 Eg: - 6126) 811201 A Stridt I MANILOOT - MAN C 0154240 4) Hexa decimal number System matter and and and the states 12 6 34 Alpha numerical number system indour opposed (11,11,15) 11-2112 : C C 216 to C 2 HI > She Ste lost di vat n () 1 1131, E9 93 (CAI9 1)16 5 0111210 -> Decimal number system =-141-551 -2753X 3 S => It has base ()10 (08) () D ⇒It has 10 different symbols, the symbols are from also silaro 0 to 9 (0, 1, 2, 3, ---- 9) and many provident ⇒ It is a positional number system => In Decimal number system each number indicates n' of a con non + maine bainen helpe Philipping administration of a

Decimal positional values as a power of 10.







7

. . .

(i) $(5 \ 6 \ 7) e$, in powers of $8 \ 9 \ dentity - He \ LSB \ ElmsB$ $<math>\begin{cases} 8^{2} \ 8^{1} \ 8^{0} \\ (5 \ 6 \ 7) e \\ LSB \\ = 8^{2} \times 5 + 8^{1} \times 6 + 8^{0} \times 7 \\ = 5 \times 6 + 8 \times 6 + 7 \\ = 320 + 48 + 7 \\ = (375) to \end{cases}$ (i) Convert (1 6 5) s 1ntol Binary (1)

 $= (001110101)_{1-2-p}^{0000} = (00111010)_{2-2-p}^{0000} = (000)_{1-2-p}^{0000} = (000)_{$

10

) (5) Hexa decimal number system 07) Alpha numeric number system ⇒ It has a base ()16 (01) ()4 > It is a positional number system > It has 16 different Symbols (0 to 9) to (A to F)

> Hera Decimal positional values as a power of 16. > It is used in migroprocessor with programming ⇒ It has both numerical and Alphabets

>> Positional number system means each digit indicates Hexa decimal positional values as a power of 16. For Example :-


- convert (7 A) H to Decimal number i signiss $(f = f)_{H} = \int_{-\infty}^{\infty} f = \int_{-\infty$
 - = 16'x7 + 16 x A
 - $= 16 \times 7 + 16 \times A$ = 112+10 = (122)10 (0101(110)) < 0101 (110)

SItis grouping of udigits parament prised would

		()()
Hexa decimal dígits	in Binary digits	on presmon relation
U U	£ 4 2 1	
o 11'	0 000 0	and to part of S
i hom	Q , 0, 0, 0, 1 1 ;	10 11 2 cm a pi an s
(ac 11 20 (1 0) (5)		sond block in s
3 (1)	0011	(a, 1, x)
Ч	0100	and the second
5	0101	101 11 50
6	0110	
7	0111	
8	1000	A PLANE AND A PLANE
	1001	
The second		Bern and an and an
10(A)	IO I D	Sign Dave is set to set 1 <
Colo any Bry alive	152 1 O' L' D'IT	101 10000 01 11 S
c mainin	6 6 1 0 0	how they and an s-
$(1,1,1,1,1) = \mathbf{D}_{\mathrm{eff}}^{\mathrm{eff}} (\mathbf{A}_{\mathrm{eff}}^{\mathrm{eff}} (\mathbf{A}_{\mathrm{eff}}^$	(a,b,c,l) = O((1,b))	C 1 034 Handle wang bea
1 A Bas Rog in this	2.1.1.1.01	Be to have been been been
F	1.1.1.1	For Sciencite :-
in the second second for	Store Starting	
cample s- instruments	anima and the	CONVERT FILM
	and a state of the	
Convert $(7A)_{16}$ 9	nto Binary	
The state of the s		11/10/1 5
		16'x 1 & 16'x
1 4		
= 0111 1010	> Collio	$(\mathbf{o})_{\mathbf{o}}^{\mathbf{o}_1} (x_{1}) (x_{1})$

* Base conversion methods in addition in

6)




(i) The integer decimal number is repeatedly divided by 2' and writting the remainder after each divider until Ovotient is 0' obtained.

(ii) To convert fractional decimal into Binary multiply the number by 2, the Integral point of the product is the MSB of the Binary For Example :-

) => Convert (38,15) 10 into Binary.

First consider the Integer part



Consider Fractional part

££

	and the second sec
0.15 x2 = 0.3 +> 0	DY BR DY OF C
$0.3 \times 2 = 0.6 \rightarrow 0$ $0.6 \times 2 = 1.2 \rightarrow 1$	Read
012 x 2 = 014 -> 010	top to Bottom
0,4 x 2 = 0,8-> 0	() & with
0.8×2=1.6 ->1 V	

11 8 11

∴ (38.15)10 = (100110.001001) 2.
2) Decimal to Octal Conversion: ()10 to ()8.
⇒ Decimal to octal conversion same as to Decimal to Binary
⇒ For Integer part is repeatedly divided by 81 and Fractional part is multiplied by 8.

PROVING ONAL OF CLARES - LONG DE

0

12511

11 8 11

Example &

st algrino i

7)

) convert (974,35), 10 40 100 tal.

Consider Integer post / holden the form

8	974	1. 1. C. 1
8	$ \frac{974}{121} - 6 \frac{15}{15} - 1 900 1000 1 $	10/2/17
8	15 -1	2 21 21
8	1-1 000000	(1)01. \$ 11
	0 - 1	S 0

Consider fractional party monthly astronom

0.35 $\times 8 = 3.8 \times 10^{3} 2^{3}$ (act = 1) $\times 10^{3}$ 0.8 $\times 8 = 6.4 \rightarrow 6$ 0.4 $\times 8 = 3.2 \times 3^{3}$ (act = 1) $\times 10^{3}$ 0.2 $\times 8 = 1.6 \times 10^{3}$ (act = 1) 0.6 $\times 8 = 4.8 \rightarrow 4$ (built = 1) 0.6 $\times 8 = 4.8 \rightarrow 4$ (built = 1) 1.5 $\times 10^{11}$ (b) Repeated and put bid = 1) 1.5 $\times 10^{11}$ (c) Repeated and put bid = 1) 1.5 $\times 10^{11}$ (c) Repeated and (conversion) = 10^{11} $(974.35)_{10}^{10} = (1716.26314)_{80}(10^{11}) \times 10^{11}$ (10^{11}) (c) $\times 10^{11}$ \Rightarrow 3) Decimal to Hexa decimal conversion: $\times 10^{11}$ (c) $()_{10}$ to ()₁₆ \Rightarrow To convert decimal number to Hexa'd ecimal number System:- (110^{11})

→ For Integer past repeatedly divided by 16 and For Fractional past is multiplied by 16.

wills) = . (11011) . .

Example &

1.60

⇒ convert (675.625) 10 "Into Hexa Decimal number."

The Given nomber is d'écimal nomber system consider Integral post

$$\begin{array}{c}
16 & 675 \\
16 & 42 & -3 \\
16 & 2 & -10 \\
0 & -2
\end{array}$$
Read up
$$\begin{array}{c}
1 & 1 \\
1 & 1
\end{array}$$

Consider Fractional Part 0.625 × 16 = 10.0 → 10(A) . (G15.625)10 = (2A3.A)16 →)Binary +0 Decimal Conversion If a Binary number has to be Converted into decimal numbers, then we should multiplied the Positional Values of each bit and the bit value is add Example:-Convert (1101)2 into Decimal number System. (1101).

 $= a^{4}x_{1} + a^{3}x_{1} + 0x_{2}^{2} + 1x_{2}^{1} + 1x_{2}^{3}$

 $= (27)_{10}$

·· (11011)2 = (&7)10

5 Octal to Decimal conversion

() => C)10

To convert octal to decimal, each octal digit is muttiplied by its positional value and add.

101 VI

Example :-

convert (6327.4051), into Decimal

$$\begin{pmatrix} 8^{3} 8^{2} 8^{1} 8^{9} & 6^{4} 8^{2} 8^{3} 8^{-9} \\ (6 3 27.4 051) \\ 8 \\ 8^{3} x 6 + 8^{2} x 3 + 8^{4} x 2 + 8^{9} x 7 + 8^{-1} x 4 + 8^{-2} x 6 + 8^{3} x 5 \\ + 8^{-4} x 1 \\ \end{pmatrix}$$

In the Convestion, J. A. P. Mary

= $(3287.51)_{10}$ = $(3287.4051)_8 = (3287.51)_{10}$

6) HexaDecimal to Decimal conversion Asimu ()16 to (G) (1011(1011) desvers (i)

To convert Hera Decimal number into Decimal number by muttiplying each Hexa Decional digit by its Positional value and add. Etample :-

convert (3A, 2F)16 into Decimal number.

The Given number is Heza Decimal number

 $(3^{6} 1^{6} 1^{6} 1^{6} 1^{6})_{16}$ $(3^{6} A. 2^{6} F)_{16}$ $(1^{6} 1^{6})_{16}$ $(1^{6$

= $16x_3 + 16x_4 + 16x_2 + 16x_F$

 $= 48 + 10 + \frac{2}{16} + \frac{15}{256}$ $= (58 \cdot 1835)_{10}^{10} + 0101 + (1201 \cdot 1555) + 01000$

... $(3A \cdot aF)_{16} = (5E \cdot 1835)_{10}$. T) Binary to octal conversion $()_2 + 0 C)_8$

In this conversion, If a Binary Bit stream is groop Ed into group OF 3 bits staating at the LSB and then each group is converted into its Octal equivalent: Example:-(i) convert (110 101101) 21 into Octal number

·· CUOPUPDZ=(GSS)&(10 12 Determone)

NOTE :- CONVENTION AND AND OF PUNCE (> For Left side of the Radix point we grouped the Bits from LSB bits an analysis and all Bits from MSB bits. I Bits from MSB bits. - Shours (i) convert (101010.111)2 to octal number $(\underbrace{101010}_{52}, \underbrace{111}_{7})_{2}$ $= (527)_{8140} \cdot 111_{10} \cdot 1$. a bid ton of Y ·· (101010,111)2 = (527)8 8) Octal to Binary conversion Manual C_{8} to C_{249} , $(1) \in \mathbb{R}(10101.10111)$ To convert octal to binary, each digit of the Octal number is individually converted to its Binary equivalent. The goal with the statute provided a visit Convert (725.36) & Porto Binary number. (725.36) 8 111 010 101 011 110 = (111010101010)2 => :. (725,36)8= (111010101011110) D Binary to Hera decimal conversion ()₂ → ()₁₆ In this conversion the binary bits stream into group of y bits starting at the LSB and then each group is converted into its Hexadecimal environment. Example :-

Convert (11101.101101), Into Hexa decimal Domber.

<u>000|||0|.10||0|00</u> 7 | D B 4 ^AAdd a zero's Add 3 zero's (186) - (1110|0|0|0)

= (1 D. BYDIG and an provide of horac ()

·· (11101.101101)2 = (1D. B4)16

ALL (1977) = g - (TOP R P. B.

10) Hexa Decimal to Binary number conversion () $_{16} \rightarrow ()_{2}$

To convert Hexa Decimal to Binary number replacing each hexa decimal digits by its four bit binary equivalent

第二百人

on the dot offer the

(01110101010111)

Example :-

0010.01101000 Convert (3A B2. DE) 16 into Binary Number.

SI (1:31) 3AB2.DE i ei(1.01) = s(1.01)0011 1010 1011 0010 1101 12) HERO DECIMAL TO OCTAL CONCISION = (00111010101010101110)2 01 11() (3AB2.DE) (= (0011010101000010101010)2 11) Octal to texa decimal conversion : () () & to () is preside services (il The easiest way to convert Octal to hera decimal number. 10 6mon di lio omi (a (sea) homb () Convert Octal to binary Govivalent (1) Convert Binary to hexa Decimal equivalent Example :-1111 -0101 0.01 0111 Convert (26.2) & into Hera Decimal number sDI :- (1) Octal to Binary (26.2) 8 0111.0101001011 010 110 010 (ii) HERA Binary to Hera Decimal \$ (14, E11) = (奉約(月,1月)] (010110.010)

SE Stranst 00010110.0100 Garas y private what all an est tit) toward = (16.4)16 $(26.2)_{8} = (16.4)_{16} \text{ only 100}_{100} \text{ only 100}_{100} \text{ only 100}_{100}$ 12) Hera Decimal to Octal Conversion ()16 to C. 38 III IO HOLONOLOLOLOLOLOLO) The easiled #11 way Ho converts being definal to octal Ps () convert Heza Decimal to Sinary envivalent 100000 (1) convert Binary to octal ent Example: 1 1000 HINNED of pour spins poil Convert (ESA.F) 16 "into octal number . No large () Hexa decimal to Binbary (1 1000 1000 (1) ALE & A. FOLDIAR OF JUDICE HANDED (1) 1 1 1 2 - -: algoins -110 1000 1010. 1111 (P) Binary to octal Uni s(c.o.c.) trans tot : if wind to be an in 111010001010.111100 7212.74 -010 011 010 = (7212.74)8 in a way by the the the state of the second : (ESA. F)16 = (7212.74) 8 11010)

- Bînary Asithmetic : ⇒ computer (or) Digital circuits do not process numbers;
 they process binary numbers
- ⇒ Asithmetic operations such as addition, subtraction, muttiplication and division can be carried out in any number system.
- ⇒ The method followed is similar to the method followed in the decimal number system.
- (1) Binary Addition : → since there are only two digits possible in the binary number system (1.e., 0 and 1). we woold get only combinations of the binary addition they are in the binary addition they are.

(1) 0	(1) 0 (9)	D 1 (9V) 1
40	+1	+0 +1011
0	1	1 100 10 ((carry 1)

⇒ First three cases is Simillar to the addition of decimal number. In fourth case 1 and 1 add giving 2 which is 10(i & = 2+0=2) in binary. In this number the bit 0 is known as the sum and the bit 1 is known as the carry bit. The carry bit should be added to the next higher significant bits

((1111) + o((11)))

100 111) = (111 00) 1

Rotes	-lor Binar	Additio		A bit seed my	1.4
t stor		SUM (A+B)	-		legez a l'il Transal
	0+0	0	0	-	4
18	0+1	1111 S	1.0110	$\partial x \left[\partial^{\pm} e_{i,k,m} \right] = \gamma' (1)$	1.1
iga Don	0 + 0 0 + 1 1 + 0	A (0.1)	COOTVILS	Level Zacitta	d'appli at t

1+1 0

Poloblem: Add (1010)2 and (0011)2

1010 Verification: $\begin{array}{c} 0 & 0 & 1 \\ \hline 1 & 1 & 0 & 1 \\ \hline 1 & 1 & 0 & 1 \\ \hline \end{array}$ 101 - 13 (11,00 0 (...)) (1101 - 13 Rablem: Add 1011.101 and 110.1. 1111 < carry bits 1011:101, 11: OH 10 OH

110.1 10010.001

Pstoblem: Add 28 and 15 in binary

First we find the binary equivalent of 28 and 45 $2 | \frac{28}{14-0} | LSB$ $2 | \frac{15}{14-0} | LSB$ $2 | \frac{15}{1-1} | LSB$ $2 | \frac{15}{1-1} | Read$ $2 | \frac{15}{1-1} | Read$ $2 | \frac{1-1}{2} | Read$ $(2e)_{10} = (11100)_2$ (15)10 = (1111)2

Addition of 28 and 15 (1010) usuado .: molling

11 <	-carry y Vebilification :
11100	1010 - 1011100 ->28
Frank and the second of	
101011	101011-43
(asht ())	0110

2) Binary subtraction :-

2.01

One bit from the other, we have

(i) 0	3) 201101 1 1 1000 1 1 1 1 1 1 1 1 1 1 1 1	
-0	-101001 -0500000-1	-
0	1 8 101-	-

-> Since the first, -16ird and foorth cases is similar to the decimal subtraction 00 100

⇒ Let us concentrate on the second rase, a higher value (1) has to be subtracted from smaller value (0), we borrow <u>One</u> from the next higher significant position. Then the number become 10 (i.e., 2 in decima) subtracting 1 from 10 would result in a difference of 1. 10 minute 10.

(Minvend) ((obtahend)	Difference CA-B	Borrow
0 - 0	0	0
0-1	1	1
1-0	1	0
4-1	0	0

Paoblem: - subtract (0101)2 - from (1011)2 10 (1011)11.1.1

Problem :- Subtraiben 10/101 - from 110/10 The from the cline & we have Minuend -> 110110 subtrabend -> lollol 110110 the beaution billion 00 100 3 Binary Multiplication :- 11 100 bland 100 10 10 10 > Binary multiplication is performed in the same manner as with decimal numbers DRIVER BU > Remember the following multiplication table in binary Note = In case - the numbers 0 x 0 = 0 #1 1+ 5 F ... A. 0x1=0to be multiplied have the same 1x0 = 0-: (1) Sign; -then the result is positive. 1×1=1 If they are of opposite signs, -then the result is negative.

Examples Mortipy 1011 by 101 no rolivits and annie APM NO IN SMULTIPLE and only to and toronhigh and up to to Muttiplies in a constant pi and it In the Mers of the Rollent and the livitor, we INT A LIN The MSB OF IN LISTANDE IN BOOOX Multiplying IOU by next higherbit o MI 1 1 1 1 1 1 X X -> MULTIPLYing LOUP BY MSB 1 Adding 121 01 10 milion > Adding 120 020 Jan david true pring the sesute. Win o logoon towill x 5 220 21 and much and 11 x alo the tomout sal 5.5 I the header a sound and () Binary Division : 1. 1 and 1 stanted > Binary division is carried out in the same manner as the decimal division Paoblem :- Divide 1111 by 11 1.101) 1101 (overification :-3)15(5 II - YOZIVIG - 1011 01 Dividend -> 1111 00 14 1.11) 1111 (10) 6) UU Quotient is 101 01 00 Remainder is o (0)0

- ⇒ since the divisor has two bits, we consider a significant bits of the dividend from the MSB. If this is greater (or) equal to the divisor, we put a 1 in the MSB of the quotient and the divisor, we put a divisor below the MSB of the quotient and the divisor, we at in the MSB of the quotient and the divisor below the MSB of the dividend and subtract.
 ⇒ If the number is less then we consider 3 bits of the dividend. Then next lower significant bit is brought down giving the result.
 - → If this number is less than divisor then put 0 in the next lower significant bit of the quotient and ois subtracted from this number. Add next, lower significant is brought down. Same procedure is continues the end of division. Psioblem & Divide 1011 by 10 by the remainder 0.

(111

10) 10 11 (101.1 (-) 10 11

01

(-) DO

2 31 1 (1-

 (r_{i})

Dividend :- 101) Divisor:- 10 Quotient:- (101.1 Remainder:- 0.

100

 $\frac{11}{10}$ $\frac{10}{10}$ $\frac{10}{10}$ $\frac{10}{10}$ $\frac{10}{10}$ $\frac{10}{10}$ $\frac{10}{10}$ $\frac{10}{10}$

Note :

(i) Octal -Addition :

-> when we are adding & digits then the sum of a Octal digit is also a octal digit

and set of the plane.

- => If the octal sum is 's or greater than 's', subtract
- 's to obtain the octal digit. A carry of 1 is poloduced then the octal sum 9s corrected.

Example :-

Add (342), and (164), 342 1078 1.6 4 10-8=2 526

: The sum is (526), Hexadecimal Addition: Examples- Add (3)16 and (9)16

. The sum is (c) is

> The sum of 2 hereadecimal digits should be a hera decimal digit

→ If the hera decional sum is 16 (or) greater than 16 Subtract 16 to obtain here decimal digit.

(1'1)-A carry OF '1' is produced 1 6 114 Criptild dy Dr. C. Egt Add (A) loand (B) 16 juilta and in the 18-16 =2 with carry () 112 Man 2 1 to the 11 St Acres 18 e som is as light have all fulling Complement of Numbers : A STATED 1 1 1 (010) 1 1.40 1 (192) 1.1.1 Cr-D's complement 85 complement 1 NO Diminshed radix radix complement ? () complement > The digital systems and digital compoters uses complements to simply (subtraction operation and logic manipulation operation, based on the 's value > The 's' values are classified (into 1 2-types:) guns (2's complement) Binary number system (2) I's complement 10scomplement Decimal number system (10) r. 10 min. 7's complement I to said with the dual of no si Octal number system (s) 8's complement The Internet , 1 7's complement. And Division and wirther of all and de-. 61

HexaDecimal number system HexaDecimal number system His a allow a will take rass should be 15's complement. (1. (1) 01 (1) the rass should be 15's complement. (1. (1) 01 (1) the rass should be replaced and Binary number system 8-

→ A Binary compliments are used to Represents the negative numbers.

The subtraction of Binary number is carried out By 1. " -laking the complement of the number and adding. This is similar to adding an egative number to a Positive number.

Binary Number Representation :-

tor Examples

In binary Numberssystèm! We substitutel Base Value'z' In place of 'i' to refer complements are i's and a's complement.

Binary number

only tox-Avenumbers Representation = B? For both the and we numbers

station a to equilibrit and the signed complement complement

Unsigned Binary numbers: > In unsigned magnitude Representation with n bits, the possible integer values one Oto (an-1) > Unsigned magnitude Representation only toxing / Positive numbers .Proden Ki * Signed Binag numbersh : 1 unit to nonbort due and Signed binary numbers Represents both pasitive O Signed magnitude Representation Generally. Statust 4 101 is only southerness positive number product to be -1 - >1 Negative number 1 10 and al ·#naniskieros In Brary, Finantherapped It MSB = 0 => positive number $MSB = 1 \rightarrow hegative number$ 2 Dellaru T -> Consider & bit binary Format Landiny B7 BG B5 B4 B3 B2 B1 B0 DEATHER > Let sign magnitude representations of a number is (110101)-then fits equivalent decimal value.

Firstenare a to transforms of the sports (110101) (1.1 Per 4. (1.1 (1.1 (1)) 1 1 0 101 -: signers as Produced and I Hesterlyne 24 (-21)10 00106 8- - 11811 0 In an Sign Magnitude Representation the range of n bits 610000 - 101111 0 $-Ca^{2}-1$) to + $(a^{2}-1)$ to + $(a^{2}-1)$ * 1's complement Representation :-The i's complement of a binary number is got by taking the complement of each bit Level L's Conole i.e., complement of $1 \rightarrow 0$ complement of $0 \rightarrow 1$ (or) (10113 in duraning on is built Yadainta marship Simply say that, Subtracting each digit from 1 to get a is complement of '1'. 1 - all's the man and all 10100 * 1-0=1 2) Mar 14= 0 Japan dipant's de 40 24 auf 201 (1-100s) + sol- 1-3

>> Range of i's complement of a number is

 $-(a^{n-1}-1)$ to $+(a^{n-1}-1)(101011)$ Example :-

i's complement of few numbers

-) 11011 -> 00100
- 2) 00001 -> (IIIO mas deling on one of

行后 而 16

3) 1111101 ->0000010

* 2's complement Representation:- (1.

The a's complement OF a binary number is got by adding it to the LSB OF the its complement Of a binary number.

I.e., 1's complement +1 = 2's complement <u>Exampl</u>es-

Find a's complement of (11011) 2000

Gliven number 1|0| 1's complement: 00|00| $2's complement: <math>\pm 1$ 00|0|

The Range of a's complement of a number is $-a^{n-1}$ to $+(a^{n-1}-i)$

Few Examples:-

 Number
 i's complement
 a's complement

 11111
 00000
 00001

 10110
 001001
 001010

⇒ I's complement subtraction :-Subtraction OF binary numbers can be accomplished by the direct method by using the 1's complement method, which allows to perform subtraction using

Only Addition

For subtraction of 2 numbers we have 2 cases = D subtraction of a smaller number from a larger number 2) subtraction of a larger number from a larger number

- 2) Subtraction of a larger number number from a smaller number.
- <u>Case I</u> = Subtraction of smaller number from larger number: Follow the below steps.
- Step 1:- Determine (or) find the 1's complement of a Smaller number
 - Step 28 Add the 1's complement of a smaller number to the larger number.

i quiz

Step 3 :-

Sale 1

Remove (a) Replace the carry and addit to the Result, that carry is called End-around - carry " Example =-Subtract (101011)2 from (111001)2

- Series E Variate S.

OTTIES ATTE

111001 -> Minuend

101011 -> subtrahend

(1) 1's complement of the subtrahend (smaller number):-

101011

1's complement:0 10100

(i) Add the l's complement of subtrahend to the Minuend Clargernumber) 0111001 0010100 0001101 (iii) Replace the carry and add it to the Result

0001101

Anaman value de la contrio de la del de entrejale

CaseII :- subtraction of larger number from a smaller number

Step Is Find the 1's complement of larger number

- Step II: -Add-this 1's complement of larger number to Smaller number
- Step III: The Result is negative and in 1's complement Form. Note that there is no carry
- Step IV = TO get the difference take 1's complement

Note :- 1's complement subtraction Method.

D Find - the 1's complement of subtraction

- 2) Add 1's complement subtrahend to the minuend
- 3) If carry is present replace the carry and add it to the Result
- 4) If there is no carry find the 1's complement and put (-) sign to the Result. Examples-

Subtract (111001)2 from (101011)2 using the 1's complement method

 $(111001) \longrightarrow \text{Subtrahend}$ $(101011) \longrightarrow \text{minvend}$

() 1's complement of subtrahend (larger number) LI1001 Iscomplement: 000110

(ii) Add 1's complement subtrabend to the minuend (Smaller number). all a transformer all add frid a taget stander of 8111 to make so the solution of the Section for A Million 000110 abability for the second of the solution of a light and thight (CI 21 ST AL AL ALS STUR . ALT 74 Later Mr. Not ... The difference is 110001 (iii) There is no carry again find the 1's complement and put (-) Sign' to the Result. And the set of the bar washes to the meshage of the block of the 110001 15 comp 20,01110 the Provide rate (-) 001110. (ii) subtract (10101)2 from (11111)2 st end of mino (-) do Minuend -> (1111)2 S Sign B . Subtrahend -> (10101)2 (i) 1's complement of subtrahend 1 the option of same line 1 10101 150mp: 01010 (111001) · > (100111) (ii) Add this 1's complement to the minuend. 000(all par U OIOIOI VI A Ditamalyan C C) 001001 10011 Barpheren Storen 10

(19) (iii) Carry is present, Replace the carry and add it to to mette Result (10011) and (1011) and (1011) and 10 - toril - to 001001 Phillips I a sunit 11 stort = Farah ditos 01010 I A S I and added the Annon departs of a long the " The difference is (01010)2 * Advantages OF 1's complement subtraction method:-> This method is used in Arithmatic and logic circuits 111111 This method is easy. -> The 1's complement of a number is easily obtained by inverting each bit with given number. * 2's Complement :-> Follow the below steps: - 1000 StepI :- Find the a's complement of subtrahend Step IL = Add this a's complement of subtrahend to the minuend THE WALL BEACH AND AND A Step II = If any is present neglect (or) Discard the carry Step IV :- If there is no carry find the a's complement of the Result and put (-) sign 14 1/1 - Linderland 43 dama dama in 10 021

1 | Lichtlichton Protein

Examples -Subtract (101011)2 -from (111001)2 by using 2's complement method.

1 Call G

Start in de 1981 Marcal

Minuend = ||100|Subtrahend = 1010U

(i) Find als complement of subtrahend = 1's + 1

10101) 1's complement : 010100 2's complement : +1

010101

(i) add als complement of subtrahend to the minuend

 $\begin{array}{c}
0 & 0 \\
1 & 1 & 0 & 0 \\
0 & 0 & 1 & 0 & 1 \\
\hline
0 & 0 & 0 & 1 & 1 & 0 \\
\hline
0 & 0 & 0 & 1 & 1 & 0
\end{array}$

(ili) carry is present, neglect the carry. @001110

.. The difference is 001110 (2) Subtract (111001), from (10101), Minuend \rightarrow 101011 Subtrahend \rightarrow 111001 (1) 2's complement of Subtrahend = 1's+1 111001 i's complement: 000110 2's complement: 000110 2's complement: 000110 (1) add \$1's complement of subtrahend to the miniberd $\begin{array}{c}
10000\\
10101\\
00011\\
110010
\end{array}$ (11) There is no carry, find the 2's complement of the Result The difference is 110010 1's comp:-00110 2's comp:-+1 2's comp:-+1

NOTE : 10 10 117 1 AUGULATIN AL

⇒ The 7's complement, 9's complement, 15's complement Same as the 1's complement

(-) 0 01110

⇒ And the 8's complement, 10's complement, 16's complement Same as the 2's complement.

Tobar and de

in a hadright of a station the

the second a statist

be in a structure of the second hard and the

Contained of the Roles presented in

Hatter the star the street of the state of the state of the state of the

* Binary codes (05) Digital codes = The combination of binary bits can be used to

Represent numerical numbers, Alphabets, Any other characters GD symbols is called Digital code (03) Binary codes, Binary codes are used in Digital system.

Binary	codes.
1	

Codes	Végi-Grayco NON-TEX-300de Weighted (Or) Unweighted Codes	Reflected Codes Eg:521) 2421 EX-3	Sequentia) Code Eq: Ey2) Excess-3	Alpha- nomeric Code Ege- AscII EBCDIC	error- detective 4 Correcting Codes Egr-Hamingcode Paritycode
\$ 521	ighted codes		OF Binary	<u></u>	ratityce

→ In the weighted code each bit is given a weighted and the decimal number is obtained by adding the weights of the bits where the 1'is present

Examples :-

D Binary codes (i's and o's)

2) BCD Codes

BCD codes (Brnary coded Decimal codes)

⇒ BCD is a weighted code

> BCD is a numeric code

-> The most comminy used is 8-4-2-1 code, in which

each decimal digit represented by 4-bit binary number > It is very use-ful and convenient code for inpot and output operations in digital circuit

⇒ In mutti digit coding, each decimal digit is individually coded with 8-4-2-1 BCD code

> Examples:-

Alpha S

3	Decimal	BCD COd	e	a second second
	digit	8 4	2	8 4 24 ad in stal -
1	0	0 0	0 0	the sylen worse will not
	1	0 0	0 1	11.20 - 1 21 13 13 13 13
	2	CO O O O O	i o	aird of ast
	1 3 Lineis	0 00 0	ti je	- Allitar ad place &-
	ч	0 Interio	0.0	O to grand to
11	5	0 1	0]	-1 3111
	G	OL	I 0	A Ground Hill all 2-
ieign i	7	0 1	1 1	and all a size
61.2	s Bucy m	1.00	0.0	Stim on in sealt 5
	9	100		word this of
1	1	8-4-2-100 de	01= 910 2.	aland an hiter

For example s- 111 and 1 the state of the state of the state

D convert (943) pecimal to B cD code

·· (943)10 (100101000011)2

4 114 32 -

Note :-

 $\Rightarrow \text{ Othes BCD codes are} \\ \begin{array}{c} 2 - 4 - 2 - 1 \longrightarrow 4 \Longrightarrow 0001 \\ 5 - 2 - 1 - 1 \longrightarrow 4 \Longrightarrow 0111 \\ 4 - 2 - 2 - 1 \longrightarrow 5 \Longrightarrow 1001 \end{array}$

-Advantages of BCD code :-

two and from decimal

BCD to decimal \rightarrow decimal to BCD.

⇒ Only the ydigit code groops for the decimal digits Otog need to be Remembered

Note :-

- ⇒ In y bit binary format, total number of possible representating are 24=16
- → Here 10 one valid Bop codes f 6 are in Valid Boprodes In & bit binary Format, ValidBOD codes are = 100 Invalid BOD codes are = 156

Disadvantages of BCD code :-

- → Arithmetic operations are more complex than-they are in pure binary and it's low efficiency
 - * Let US see the arithmetic operations using 8-4-2-1BCD

BCD Addition :-⇒ when com in any foor-bit column does not exceed 9(1001) then the result is valid BCD number. When sum in any four bit column exceed 9(1001), then add 6(0110) to the four bit column to get valid BCD number.

⇒ Perform each of the following decimal additions in 8-4-2-1 BCD

@ 24 +48


 $24 \Rightarrow 0010 0100 + 48 \Rightarrow 0100 1000$

72 0110 100 Invalid BCD, so Add 6 (0110) +0110

0111	0010	1011月月197
-	1	0110 0 0 110
766	no Zui <	1000101000

and a second the second second

- Published in a



* On weighted codes = The bit positions in the code groups do not have any specific weight assign to them.

Eq: Ex-3 code, Gray Code

Excess-3 code :-

- ⇒ It is a y-bit code
- → It can be derived from BCD code by adding "3" to each coded number
- => It is an " unweighted code".
- → It is a "self complementing code" i.e., the 1's complement OF an excess - 3 number is the excess - 3 code for the

g's complement of the corresponding decimation ber

> This code is used in all thmetic circuits because of its property of self complementation

Sol = 4

· (48)10 = (01111011) Ex-3

plant of the case for the

der .					
0- 19 1	Decimal Digit	Excess-3 code			
	0 moderal	a of higher arisen you even son			
and the second	2	0101			
1.00	3	0 110			
8	4	OIIO de tid-par alle de			
	State part				
	6	1001			
	7				
	8				
Human	9	1100			
Exc	tess - 3 Additio	and all sections of agencies is have a			
→ To	perform Ex-	3 addition we have to			
(D	Add two tax-	s numbers			
(Ĩ)	If carry = 1 -	>add 3 to the sum of two digits			
		subtract 3			
Ex	amples- perfor	m & 46 Ex-3 addition			
		10-for 8 => 1000			
		e-for 6 => 0110			
$Fx-3$ for $e \rightarrow 1801$					
Ex-3 for 6 →+1001					
		001 0011			
		0100 0111 -> Ex-3 for 14			

Excess-3 Subtraction :⇒ TO perform Excess-3 Subtraction we have to
(1) Find complement of the Subtrahend
(11) Add complemented subtrahend to minuend
(11) If carry =1; Result is positive. Add s and end around carry
(11) If carry =0; Result is negative. Subtract3.
Example : perform 8-5 by using Ez-3 subtraction

1 1 1 - 11 10 BCD code for 8 -> 1000 111 BCD code for 5 -> 0101 Ex-3 for 8 -> 1011 Ex-3 for 5 -> 1000 Ex-3 for 8 -> 1011 complement of 5 →+0111 0010 the mail point? 0011 0101 heshiller i Tollo bèr + + 1 Charles and > Excess -3 for 3 0110

★ Gray codes → The code which exhibits only a single bit change from one code number to the next is known as 'Gray code.'
 → The gray code is also called as reflected code (or) Unit - distance code (or) cyclic code.

→ Gray code is used to measures angular displacement and measures of lineag displacement.

Binary to Gray conversion:

- -> 'MSB' in the gray code is same as corresponding digit in binary number
- → Staating from "Left to Right", add each adjacent pair of binary digits to get next and gray code digit.

CDiscard the carry if generated). Example: - convert (10010)2 to gray code.

 $\frac{SO}{S} \xrightarrow{} MSB \rightarrow 1 \xrightarrow{+} 3 \xrightarrow{+} 3 \xrightarrow{+} 1 \xrightarrow{+} 3 \xrightarrow{+} 3$

.: (10010) 2 = (11011) Gray. Gray to Binary conversion:-→ "MSB" OF binary is same as that of gray code. Add each binary digit to the generated gray digit in the next adjacent position (discard the carry if generated) Example:- convert (11011) Gray to Binary code SOI = MSB → 1 1 1 1 + 1 + 1 + 1 → Gray MSB → 1 1 + 1 + 1 + 1 + 1 → Gray MSB → 1 1 + 1 + 1 + 1 + 1 → Gray MSB → 1 1 + 1 + 1 + 1 → Gray MSB → 1 1 + 1 + 1 + 1 → Gray * Five Bit codes 8-

→ 5-bit BCD codes having special characteristics. These Special characteristics of the code are use-fol-for error detection. Eq. - 63210, shift comter, 51111 etc.

 e_{g} = 51111 → 5 → 10000 * Reflective Codes =

⇒ A code is said to be reflected when the code-for q is the complement for the code-for 0, & for 1, 7 for 2. Note that the ay 21, 5211 and excess-3 codes are reflective.

* sequential codes:

- → In sequential codes each succeding code in one binary number greater than its preceding code. The 8421 and Excess-3 age sequential * Alpha numeric codes:-
 - → The codes which consists of both numbers and alphabetic characters are called alpha numeric codes.
 - → It is used in many computers, to represent alphanumeric characters and symbols internally and soit is also called "Internal code".
 - → The Most commonly used alphanometric codes age: ① ASCII CAMERICAN Standard Code for Information Interchange ② EBCDIC CEXtended Binary coded Decimal Interchange code) (117) Holloffth code:

1. . . (DASCII :-This is most widely used alphanumeric code in computer and in main frames. → It is a 7 bit code > It can represent 27=128 possible characters -> Therefore the ASCII code for letter A 9s 12 - 12 1 - 11 5- 7 A → 1000001 (41) another of a data or she (1) EBCDIC code :s dand the sol get drawing a →This is an 8-bit code the termination of the > It can represent 28=256 possible characters This uses BCP Representation of alphanumeric characters (D) Hollerith code :--> This is a code escentially used with the punched card In this each character is represented as a servence of 0's and 1's. Each code 70 12 bit long. * Error Detecting and correcting codes s--> when the digital information in the binary form is -transmitted from one circuit (or) system to another circuit (or) System an error may occur. This means a signal corresponding to 0 may change to 1 (or) vice-versa due to presence of noise

-> To maintain the data integrity between transmitter

and receiver, extra bit (or) more than one bit are added in the pata.

-> The data, along with the extra bit [bits forms the case

→ codes which allow only error detection ageaned errordetecting codes and codes which allows error detection and correction are called error detecting and correcting codes.

Ex &) parity Bit

2) Hamming code

* Parity Bit =-

→ A Parity bit is used for the purpose of detecting errors during transmission of binary information

101 1 123

- -> A pasity bit is an extra bit included with a binary message to make the number of 1's either odd (or) even
- → The circuit that generates the parity bit in the transmitter is called a paritygenerator and the circuit that checks the parity in the receiver is called parity checker.
- -> In even parity the added parity bit will make the total number OF 1's an even. Total number of ones in the code group is an even number.

-> In odd parity the added parity bit will make the total nomber of 1's an odd ammount. Total number of

Ones In the code group is odd number

For example s-

@ we have, (10000 11)

By even parity method C-the no. of 1's including Parity bit is always even), new code group is

[] 1000011

____added pasity bit

(b) we have, (100000)

By Odd parity method (the noiof 1's including posity bit is always odd), new code group is

1000001

I added poarty bit.

<u>Example</u>. The received code is 1000 0001. Check whether code is correctly received Gr) not if add parity is used. <u>Sol</u>: The received code has even parity (no. of is a) hence the code is not received correctly.

of an is a stand which and a car at 30 millions for

and the disting a proof that the second

what we will be the state of a fail of a board of the

A DATE OF A DESCRIPTION OF A DESCRIPTION

a margine line for place the state of the

Hamming code :-

-> Hamming code not only provides the detection of a bit error, but also identifies which bit is in error so that it can be corrected.

WERE THE STATE LATTER STATE

Thus Hamming code is called error detecting and correcting code.

- The Hamming code is one of the most use-ful error Correcting code
- → Other error correcting Codes available one Block code, cyclic code, convolution code etc....
- → Hamming code" for a group of n-bit message (or) information is grenerated by adding 'K' parity (or) check bits to form an (n+k) bit code

-> step () :- Number of pagity Bits:

CONTRACTOR OF

Number of parity bits depends on the number of Information bits. If the number of Information bits is designed nother the number of parity bits, k is determined by the following relationship:

$$a^{k} \ge n + k + 1$$

K > no. OF pasity bits

If nzy, K=3 -then $a^3 \ge 4+3+1 \Rightarrow 8 \ge 8 \checkmark$

Dis Dirit par De. Part M.

For example, If we have four information bit i.e., n=y then K is found by trail and error using evation. Let K=a, then $a^{K}=a^{2}=y$ and n+K+1=y+2+1=7. Since a^{K} must be equal (61) greater than n+K+1, then relation ship in above equation is not satisfied.

-Hence we try to the next value OFK. Let k=3then $a^3 = a^K = e$ and n+K+1 = 4+3+1 = e.

The value of K Satisfies the relationship given in above equation, and therefore we say that three parity bits are required to provide single error correction for four information bits.

→ Step®: Location of parity Bits in the code: In the above Example we have four information bits and three parity bits. Therefore the code is of seven bits (n+K = 4+3=7)

The LSB is designated bit 1, the next bit 1s bit 2,--

Bit7 Bit6 Bit5 Bity Bit3 Bit2 Bit1 D7 D6 D5 Dy D3 D2 D,

The parity bits are located in the positions that are numbered corresponding to ascending powers of two (1, 2, 4, 8....). Therefore, for 7-bit code, (2), (2), (2), (2), (2) locations for parity bits and information bits are shown becow:-

D7, D6, D5, P4, D3, P2, P1.

> Step(3) :-

Assigning values of parity Bits (By using eithereven (or) odd parity method)

Paoblem :- Encode the binary word 1011 into seven bit even pasity Hamming code.

Given binary code is 10'11 number of information bits n=4 Step O: - Find the number of parity bits required Let us assume K=3, then


> $a^{K} = a^{3} = 8$ n+K+1 = 4+3+1 = 8 i.e., $a^{K} \ge n+K+1$ $s \ge 8$

Three poority bits are sufficient

. Total code bits = 4 +3=7


Step 2 :- Location of parity bits in the code 1.e., 2,2,22-. P1, P2, P3 are 1, 2, 4 bocations

Assault and and they been



the start of the seal

Step(3) : Determine the parity bits



Bit locations (1'splace of Pi) $P_1 \rightarrow 1, 3, 5, 7, 9$ for odd pasity: p1 -> p1,1,1,0,1 P3 P2 P1 0000 0 $P_1 = 0$ B2 -> 2,3,6,7. for odd parity: $P_2 \rightarrow P_{2,1}, 1, 0$ 3 0.011 $P_2 = 1$ 4 P3-> 4, 5, 6,7 for odd pairty : P3 -> P3, 1, 1, 0 $P_3 = 1$ Py > sig for odd parity : py >> py, 1 P4=0 ... Total intormation bits of flamming code is 100111110

- * Detecting and correcting an error :-
- → In the last section we have seen how to construct Hamming code for given number of information bits Now we will see how to use it to locate and correct an error.
- -> To do this, each parity bit, along with its corresponding group of bits must be checked for proper pagity.

The correct result marked by 'o' other wise 1

→ After all parity checks, binary world is formed-taking resulting bit for p, as LSB. This world gives bit location where error har occored.

-> If word has an bits of then there is no error in the thanming code.

Paoblem :- Assume that the even pailing Hamming cale is in example (0110011) is transmitted and that 010 0011 is received. The receiver does not know what was transmitted Determine bit location where error has occured Using received Code.

Sol:-Step (): construct bit location table

n+K=7

				1		-	
Received	Dy	D3	D2	Pa	$\mathbf{p}_{\mathbf{I}}$	P2	PI
Code	D	1	D	0	0	1	1
- 8 V	7	6	5	Ч	3	2	1

-	Pz	Po	PI	
0	0	0	0	-
1	0	0	1	
2	0	1	0	
3	0	1	1	
4	1	0	0	
5	1	0	1	
6	1	t	0	
7	ι	۱	1	

×

Step@: Check for parity bits

For p1: P1 Checks locations 1,3,5,7 P1: (P1,0,0,0

There is a 1 in the group ... parity checks for even parity 95 wing -> 1 (158)

-for p2: p2 -> 2,3,6,7 (D),0,1,0 1 .: parity Check for even parity is correct -> 0

For
$$p_3: p_3 \rightarrow q, 5, 6, 7$$

 $(B, 0, 1, 0)$
 δ

·· posity check for even posity is wrong -> 1

Sol = (1) construct a bit location table

This says that bit in the number 5 location is in error. It is 0 and should be a 1.

.. The correct code is 0110011.

<u>Paoblem</u>: The Hamming code 1011 0 11 01 is received correct it if any errors. There are burparity bits and odd parity is used. D+K=9

K= 4 2,21,23,23

30

n=5

ELS APR 11 411

the second second

Py Dy K=4 D3 D2 P3 DI P2 P1 0 Py P3 P2 P1 5 4 6 (ii) check for parity bits $P_1 \rightarrow I_1 \ 3, \ 5, \ 7, \ 9 \rightarrow (P_1), \ 0, \ I, \ I.$ · parity check for o del parity is wronged O (LSB) 7 $For p_2 \rightarrow 2, 3, 6, 7 \rightarrow (P_2), 1, 1, 1$... parity check for odd parity is correct -> 0 B n c] For $p_3 \rightarrow 415, 6,7 \rightarrow (P_3), 0, 1, 1$ D1

· Parity check for odd parity is consect >0

 $for py \rightarrow \delta, q \rightarrow py, 1 \rightarrow 0, 1$ ·· parity check for odd parity is correct -> 0 The resultant word is $\begin{bmatrix} 2^3 & 2^2 & 2^2 \\ 0 & 0 & 2 \end{bmatrix} = 1$ 2 A Bieles 1st location is in error. It is 1 and should be a 0 . The correct code is 10 110 1100. * Binary storage and Registers In digital systems when we have to stores binary information we have to use binary cell. Binary cell :- Binary Cell Stores only 1 bit of in-formation. ⇒ It has two stable states D set state (1) 2) Reset State (0) => It is also called as FlipFlop (or) one bit Storage device (or) 1 bit memory storage device. -> When we have to store more than 1 bit of Information we have to use Registers Registers = Givoup of binary cells Flipflops is called Registers. * when we have to store 8 bits of information require 8 bit register.

Letter of the set and an in the set of the

(31)

$$8 - bit sequester.$$

 $1 + 0 + 1 + 0 + 1$
 $R_7 - R_6 - R_8 - R_9 - R_8 - R_1 - R_0$
Similarly, 16-bit sequester
 $1 + 0 + 1 + 0 + 1 + 1 + 0 + 0 + R_8 - R_1 - R_6 - R_8 - R_9 - R_8 - R_1 - R_6 - R_8 - R_1 - R_8 - R$

* Binary Logic :-

logic -> If the condition is satisfied -> True If the condition is not satisfied -> False

Examples - Switch

Switch is closed \implies Binary 1 Switch is open \implies Binary 0' Switch is ON \implies 1' Switch is OFF \implies 0'.

8 N. H. 🕫 🖻 V R J

- C + + + +

Binary Logic levels

Binary O.
False
OFF
open
1000
ov

Binaay logic aze ztypes: (i) positive binaxy logic (i) Negative binary logic (i) Positive binary Logic OV → LOW Level → binary O 5V → High Level → binary 1 (ii) Negative binary logic OV → High Level → Binary 1 5V → Low Level → Binary 0 Boolean Algebra: Boolean Algebra is a set of gules, laws and theorems by which logical operations can be mathematically expressed. It is also known as sufficting algebra. * It is one of the tool for designing of the chightal system * In this, we use only o's and 1's and a.b.c. a.b.c. * Boolean algebra operations are 1) AND 2) OR 3) NOT

- * These Operations are performed by using logical operands, they are 0 & 1's.
- * If TRUE it is supresented by One (4)
- * If FALSE 9t 95 snepresented by zero (0)
- -1) AND Opesiation:
- → If two columnie openiands are anded together then the result will be a logic 1, if all the openiands are one.
- → When we use (0&1'\$) & operiands, then the Possible number of combinations are '4' (2=4) → It is represented by (.) sign

0 AND 0 = 0 | 0.0 = 0COLAND : 1 = O NOW = ON INDON - OF SUCO AND 1 = manage of a site and have ad mits Symbol: inputs, A AND Y= AB Output * If A&B ase the logical openands then 'y' is the har y= A.B. you ber our stall are to * The 'y' is one only if A and B asie one. 2) OR Openation: → If two con mose operands are obled, then the siesult will be a logic 1, if any one of the openand 95 a logic 1. >> It has "four" possible combinations. -> It is supresented by positive sign. O ORO = O0 + 0 = 0 (11) (1. 0 0R 1 = 1 6 0 1 OR O = 1 pair month 1+1'= (participant) 1 OR 1 = 1 1000月0条(体体系の) あのい あい Symbol: Hanial K $\frac{A}{B} OR \frac{y = A + B}{QR} = 1000 B OOD OF$ Pinputs output mangar at 11 <

* if A & B ase the openiands, and 'y' is the stesult of the "OR" openation then. [Y = A+B] * If y is zeno both -A & B and zeno to be a real of and the state of the state * The y is one when any one of the operand is one. while the most of man] - have -3) NOT Openation: the inter have a miller of The NOT openation corresponds to the complementing the input vasilables. These could be Only one apput and one output and the Output is NOT the apput. NOT the Input. * Then the numbers of possible combination of the . 14 7 . 14 Openands. CO&1) ane 2'= 2. * If the Input $A = 1 \Rightarrow Y = T = 0$ * If the Input $A = 0 \Rightarrow Y = \overline{0} = 1$ 1. 1 month 1 MOT 10, = 14 6, 01= 1 month () NOT 1 = 0 , $\overline{1} = 0$, that is Symbol : an as themest - ma there apoint (19) And the the A way a sent the set of the Inverter coo) complement * If A 95 the 9nput vasilable then the secult of the NOT Operation Ps, y=A.

Ø

-Axiomatic Definitions of Boolean Algebra: Fundamental Postulates of Boolean Algebra: -> Anything which is not proved but assumed to be TRUE 95 Known as postulate. -> The theosiems of Boolean algebrai can be : desilved from these postulates. * If 'M' is used as a set and all all ane the elements (3) two objects. Then, the notation 1) An openation C.) is defined such that, (9) If y= A.B then y= a.b then, y belongs to M. for YEM every parries of elements HOAT X abem. (99)-An operation '+' 95 defined such that 9f y = a+b, -then y belongs to M (yem) foor every parsi of elements aibem. I I 2) aThese exist an element one in M such that al= a foor every element a EM. (99) These exist an element 'zesto' in M such that at 0 = a foor every, element a em. 3) FOOT -AIB belongs to M (abem) - the commutative law follow as it is it St of the riot openation is

atb = bta will of train an int 1 - (A + A View) a.b = b.a OAK.A. (??) 4) FOOT a, b, c belongs M then, the distonbutive Law holds as follows month and so a (b+c) = ab+ac av in 1001 <---(Are) , our enormal - Invis a + (b.c) = (a+b). (a+c)CPP) 5) FOOI every element à belongs to M, these exist an element a. Such that, man () (111- () $O = 0 \cdot A \cdot f(1)$ (?) $a \cdot \overline{a} = 0$ A = 1 .A (17) (91) a + a = 16) These ase atleast two elements a, b belongs to M. such that, a = b. Basic Theosems & properties of Boolean -Algebra: O = OWuality: - The poinciple, of duality says that, stanting with a boolean melation, you can desilve another boolean sielation by (1) Changing each PR sign - to AND sign (19) Changing each AND sign to OR sign (199) Complementing any 0 cab's in the given expression by keeping literals as 9t is.

(3)

Fost eq:- what is Qual expression of Qual(A+A)=1 $-A \cdot \overline{A} = 0$ (s.d) = d.r. 65 Note: Ruality is very impositant peroperty of Boolean - Algebora cor) Switching - Algebora. -> FOOI 'n' Vaorgables, maximum possible cell dual functions agre 2(21/2) (IF) - (ad) IF (F) Basic Theorems: proble & prover prove 1007 (?) -AND Operation Theorem: $(1) - A \cdot 0 = 0$ 0 = E E (1) (1) + A = AN = P. + P. (19) $(2116) - A_{i} A = A_{i}$ what torrelling sport small (a $(\mathbf{iv}) - \mathbf{A} \cdot \mathbf{A} = 0$.d. r. Halt- doug . M of Ranofi lo asthengales S emanante starset (i) $-A \cdot 0 = 0$ Thidsbly-mes une costelero mesteral e utilos perdecetes (11) $-A^{i}I_{i} = A$ $2f_{i} = A = 0 \implies A^{i}I_{i} = 0$ $if_{i} = A = A \implies I^{i}I_{i} = I$ $if_{i} = A = A \implies I^{i}I_{i} = I$ $if_{i} = A = A \implies I^{i}I_{i} = I$ $if_{i} = A = A$ $if_{i} = A$ $if_{i} = A = A$ $if_{i} = A$ (TID) COMPLETING PART PARTA DATA (INT) $if A=1 \implies 1.1 = 1$

Ciuna Aira d' 1011 (160 mai salle noite de Taria

 $\begin{array}{c} \text{if } -A = 0 \implies 0 \cdot 1 = Q - (A) (G) (G) (G) \\ \text{if } -A = 1 \implies 1 \cdot 0 = 0 \\ \text{if } -A = 1 \implies 0 \cdot 0 = 0 \\ \end{array}$

Q. OR Openation Theorem: and in Heale, both A and A and - 1 HA- (19) (318) + A = A: we Commit at we have $(\mathbf{R}\mathbf{v}) + \mathbf{A} + \mathbf{A} = \mathbf{I}$ A+8 = 8+A (9) P9100f: $(70 - 3 \cdot B) = B \cdot A$ (1) A+0 = A: 1.000051 $f = 0 \implies 0 + 0 = 0$ $Pf A = 1 \longrightarrow 1 + 0 = A \quad (1 + 8) = (1 + 6) = (1)$ -11914- 10=8:0=A- 19 (iii) -A+1 = 1 0+0 = ansi (0+0 - and) $2f -A=0 \rightarrow 0+1=1$ $f - A = 1 \implies [+1 = 1]$ $ff - A = 0 \rightarrow 0 + 0 = 0$ $(\ref{eq: addition of the second sec$

$$Pf = A = 1 \longrightarrow T + T = 1 = 1 = 0$$

$$\begin{array}{c} (10) -A = 0 & \Rightarrow 0 + 1 = 1 \\ \text{ef} & -A = 0 & \Rightarrow 1 + 0 = 1 & (1 - 0) & (1) \\ \text{ef} & -A = 1 & \Rightarrow 1 + 0 = 1 & (1 - 0) & (1) \\ (119) & 1 + 0 & 0 \neq 1 & (11 + 1) \end{array}$$

L : F

3. Involution Theosiem (BU NOT Operation Theorem: (9) $(A')'(B)(\overline{A}) = A = (A)(B)'(A)$ $O = O + Z = I - A = \frac{1}{2}$ P=100f: if A=0 => A=1 and A= 0 10 .0. if A=1 => A=0 and A=1 (2) Here, both A and A are same. (777 $| \uparrow \rangle = | \uparrow \rangle + | \uparrow \rangle = \langle f f f \rangle$ 4. Commutative Law: 1 - K + A (00) (1) A+B = B+A1-0000 cl $(11) - A \cdot B = B \cdot A$ A = C + A = (Y)Paroof: 0 - 1 10 X- 0- A 11 (1) -A+B=B+A h=0.11 < -1 - h9f -A=0; B=0 -then, LHS = 0+0 RHS = 0+0= 0 = 0 LHS = RHS A = A + A (365) f - A = 0; B = 1 -then N = N- 9-1 LHS = 0+1 RHS = 1+0 =1 1-1-1-1 = 1 1 - A + A- W/) LHS = RHS Pf A = 1; B = 0 + then, 1 = n = 1(LHS) 1+0 = 0+1 (RHS) 1 = 1

6 9f -A=1; B=1 then, 110,10 -10+10 4A ···· \$ 1+1+€ 1+10 : (0+0) = 0 + (0+1) (LHS) I = 1 (RHS) - 3 + 9 + A °f A=0; B=0 then, 1 1 - 1 - 1 A. (B. () - 1. (0.0) = 0.0 of -A=0; B=1. then, 0.1 = 1.0200 - 214 1 ... (LHS) O = O (RHS) and under 1 (a if -A=1; B=0, then ()+3) A- (1) 1.0 + =) Q () + (∧) . (3.8) + ∧. (!!) (LHS) 0 = 0 (RHS)13-00/051 $S_{A} + A + A = A = A = 1 \cdot 1 \cdot (3 + B \cdot A) = 3 \cdot A$ (LHS) 1 = 1 (RHS) 5) -ASSO CRATINE "Law" ((141)) - 3111 (1) -A + (B+C) = (-A+B) + C = -A + B + C(11) $-A \cdot (B \cdot C) = (-A \cdot B) \cdot C = -A \cdot B \cdot C$ 6.118 = 8113 p9100f: $(9) \quad A + (B + c) = A + B + c$ 1f A=0; B=0; C=1

$$\begin{array}{l} +A + (B+c) = 0 + (0+1)^{n} = 0 + 1 = (1-h)^{n} \\ (A+B) + c = (0+0) + 0(1 = 0 + 1) = 1 \\ -A+B+c = 0 + (0+1)^{n} = 1 \\ +A+B+c = 0 + (0+0) = (0) \\ (A+B) + c = (2+0)^{n} = 0 \\ (A+B) + c = (2+0)^{n} = 0 \\ (A+B) + c = (2+0)^{n} = 0 \\ A+B+c = (2+0)^{n} = 0 \\ A+B+c = (2+0)^{n} = 0 \\ A+B+c = (2+0)^{n} \\ (A+B+c) = A+B+A+c \\ (A+B+c) = (2+0)^{n} \\ (A+B+c)$$

6 うすむろ - 5者すうき + 白ろ- (第1) 7) -Auxillary Laws: 1月15日 - 「百姓十月6日 - 1661 (1) $-A + A \cdot B = A$ (3) $-A + \overline{A} \cdot B = A + B$ $(m) -AB + BC + BC = AB + C_{11}$ P9100f: がギナニ : oton (1) $A + A \cdot B = A$ LHS = -A+ A.B 8+ 4 = 84 + 4 (1) = -A(1+B)子宫门 HAA = HAAAA = A(1) (:: 1+B = 1)Bempront simpromis (8) = A CPD -A+AB = A+B A the num LHS = A+AB $= A \cdot I + \overline{A}B$ $H + \overline{A} = H \overline{A} \overline{A} \overline{A} \overline{A}$ = A.(B+B) + AB ... (: B+B=1) = AB + AB + AB + AB + AB - AB - AI = A = -AB+ AB+ AB+ AB + AB + AB = AB+AB+AB+AB A = A (B+B) + B (A+A)14 4 14 11 £1 = A.1 + B.1 10 = A+B 0 FRHS

(11) -AB+BC+BC = AB+C stand on hand- 15 LHS = AB+BC+BC A -- MA + N =-AB+C+ - 3H + 3H + 8A (7) + Jobston = RHS Note :- $\Lambda = \Sigma \Lambda + \Lambda + (1)$ 8-A + A - - >141 $\overline{A} + AB = \overline{A} + B$ (1) (图中科)舟 (a) $\overline{A} + A\overline{B} = \overline{A} + \overline{B}$ (DA) # - 14-1-1 11-7 8) Demorgan's Theosem: A + Remogran's theosem is used in simplifying experession in which peroduct (03) sum vasilables Invested. 8 A + A - 2011 (P) $-\overline{A \cdot B} = \overline{A} + \overline{B}$ 80 - 1A $(99) \rightarrow \overline{A+B} = \overline{A} \cdot \overline{B} = \overline{A} \cdot \overline{B}$ P9100f: The complement of the p910duct is earuals to the sum of the Indrudual complements. Toruth Table: an this day of B A+B A -AIB -AB B A ۱ 013 ۱ 0 0 - 1-4 0 0 t. At 0 0 0

4. T

0

٥

1

61

to

The complement of sum is equals to the product of the product of the individual complements.

A	в	-A+ B	-A+B	A	B	-A.B
0	0	0	1	્યુ ⁱ ન	1	1
0	1	CV405 (8	0	31 A	0	O Sangi
1	0	* 0 · 0 + / 1		0	1	0
1	1		ο ⁽⁾	0	0	0

9) Transposition Theorem:

(A+B) (A+C) = A+BC

poroof: Take LHS, -

(A+B) (A+C)

HAIAHA.C+BA+B.C

a + AC + AB + BC (: A.A = A)

= A(1+()+: AB+B(1 (:: 1+(=1))

ANT ABTBON IN STATISTICS

= A + AB + BC = A + AB + BC = A (1 + B) + BC

 $= A \cdot 1 + BC$ $U \cdot i + A \cdot i = A$ = A + BC U = A + B

annes - Loi a Surgen Suns

(b) here the metation house to that complements (10) and (10) and an and the metation of the m

10) \mathbb{D} Rstanbutton Theorem: -A + BC = (A+B) (A+C) Conside A LHS, -A+BC = LHS BIA R A Poloof: Take RHS = (A+B) (A+C) = AA + A.C+B.A+B.C 131 = A + AC+ AB+BC 0 = A(1+c) + AB + BC= A.I + AB+ BC 7 1117 (-= A+ AB+BC () = A(1+8)+BC 10000 () (1) = A.1+BC 100 / A\$1 - 1.A + A=1 - A+ BC (A = A.A :·) 1 = 38 = 80 = 30 + ≠ KHS 11) Consensus Theosem: > This theorem is used to eliminate medundant -team. - It is applicable only when if a boolean 4 -function, (1) contagns 3-vasitables (11) each vaniable used & times (919) Only one vasisable is in complemented cos) uncomplemented -foom. (IN) Then the sielated tesims to that complemented (81) uncomplemented vasiable is the answer.

-foor example: in a participation can not sure a market (P) -AB+ AC+BC = ? <u>so:</u> Hese, number of vasilables = 3 9.e., -A, B, C 121×131+1-5(13) each used & times Complemented vasilable is 'A' So, -AB+AC+BC = -AB+AC Hese, BC is the stedundant tesm. (PP) Solve the given exposession using consensus -theosem . Charles as in marting ?-TAB HAC+BC+BC+ABAY - MARY - $= \overline{AB'} + AC + BC + BC + AB$ Tas Parriel - $\overline{AB'} + AC+BC+AB$ AB+ AC+ AB 12) Complementary Theorem: Fog obtaining complement expression we want changes each OR sign by AND sign and vice - versa Complement any 'o' and '1' appealing in expression Complement the Individual liteorals Eq:-Warte complement function of -f = ABC+ABZ+ABZ F = complement of f f = (A+B+E)(A+B+C)(A+B+C)

3

Boolean Function (or) Switching Functions:-

→ Boolean expensions are constructed by connecting — the Boolean constants and variables, with the Boolean Openations.

These Boolean expressions to describe Boolean functions. * We used Boolean expressions the also known as Boolean -formulas.

* -foor example, if the Boolean expression (A+B)c is used to describe the function f, then Boolean function is workten as,

 $-f(A_1B_1C) = (A+B)C(COT) - f = (A+B)C$

+ Let us consider the four -variable Boolean -function.

-f(-A,B,C,D) = -A + BC + ACD $\Delta \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$ Literals

Note: - A binasiy Jasuable in eithesi a complemented coso an uncomplemented fosim is called a litestal.

Let us consident another vaniable Boolean -function.

 $-f(A_1B_1c,0) = CB+D) \cdot (A+B+C) \cdot (A+C) - tcoms$ $-f(A_1B_1c,0) = CB+D) \cdot (A+B+C) \cdot (A+C) - tcoms$ $-f(A_1B_1c,0) = CB+D) \cdot (A+B+C) \cdot (A+C) - tcoms$

1. 10 his and pressed in

Contractional as contraction 2

Boolean Function Representation 1 901 (1) 1 admin - -Canonical form Standard form Changement- men encources and 10 et 1 All the teams contains All the team do each Integral not have each Interal Eg:-F(A,B,C)=ABC+ABC+ABC Eg:-F(A,B,C)=A+BC+ABC * All these literals and terms are arranged In one of the two fooms: i) Sum of peroduct form (SOP) and 9) Poroduct of sum foom (POS) Sum of product Form. (30p): -> A sum of products (sop) is a group of product terms ORed together. > The SOP expression usually takes the forms of two cors mosie vasirables - ANDed together. Example: +) -FICAIBIC) = -ABC+ABC Sum chastel product ton of concost product terms, ient sid para i an mass suger is fsum. $= \frac{1}{2} - \frac{1}{2} (P, Q, R, s) = PQ + QR + Rs$ product teams -> Sop tooms are used to write logical

expression for the output becoming Logical'1'.

2) Penoduct of Sum Form (POS):→ A peroduct of Sums (POS) is any groups of sum terms -ANDed togethere.
→ Each of these perioduct of sums expressions consists of two (or) more sum terms (OR)
that are -ANDed -togethere.
Example:-...) -f (A,B,c) = (-A+B) · (B+c)
Sum terms
2) + (P,O,R,s) = (CP+Q) · (R+s) · (CP+s)

→ POS forms are used to write fogical expression for the Output becoming Logic'o'.
 Cononical Form (Standard SOP and POS Forms):
 → The canonical forms are the special cases of sop and pos forms. These are also known as standard SOP and POS forms.
 A Standard SOP Form (or) Minterm Canonical Form:
 → We can prealize that in the sop form, all the individual terms do not involve all literals Form example, in expression AB+ ABE the first perioduct term do not contain literal c.

interreption of the second time of 100. Know

amound hashoer

- an in farts -> If each team in sop form contains all the letestals then the sop-form is known as standard (03) canonical 30P -fooim
- => Each Indrugual -team in the standard sop -foom is called mantern. Therefoore, canonical -tomm to also known as manteen canonal -fogm.

FOOI eq: -f(A,B,C) = ABC+ ABC+ ABC+ ABC Each product term consists of training and all literials in either complemented -form cor) uncomplemented form the application of a string standard sop form

- a) Standard POS Form (or) Marterim Canonical Form: -> If each team an Pos form contains all -the literals then the pos form is known as, standaged (or) canonical pos -form
 - > Each andividual -team an the standard POS -form 9s called, maxterim. Therefore, canonical Pos form 9s also known as maxtcom canonical toom.

CALMANNEL SALSTRAME CHERT

-foor example: f(A,B,C) = C-A+B+C).(A+B+C)

Each sum tesim consists of all literals either complemented cord uncomplemented -foom

Converting Expressions an Standard SOP (or) POS Form

Steps to convert SOP to standard SOP form:

- (1) Find the massing literial in each prioduct term if any.
- (19) -AND each poloduct team having missing literals with team -form by oring the literal and it's complement.
- (919) Eapand the teams by applying distantibutive law and areaded the literials in the paroduct teams
- (RV) Reduce the expression by omitting repeated product tesms if any. Because - A + A = A
- Example (): Convert the given expression in Standarid SOP form f(A,B,C) = AC+AB+BC
- <u>so</u>: (?) Identify the missing vasiables in product

-fcAiBic) = AC + AB + BC Lateoral A is missing Lateoral C is missing Lateoral B is missing

(P) Multiply ChasBable + 9t's complement) (08) -AND psiduct tesim with Cmissing litesial + 9t's complement)

 $-f_{CA}, B, c) = Ac (B+B) + AB (c+z) + Bc (A+A)$

Missing Litestals & theis complements

(M) Expand the teams and neorder leterials - (CAIBIC) = - ABC + ABC (RV) Omit supported product tesims cor) neglect them -f'(A,B,C) = -ABC+ABC+ABC+ABC+ABC+ABC+ABC .: - f (A,B,C) = ABC+ ABC+ ABC+ ABC+ ABC Example Q: Convert the given expression in standand sop toam. -f(A,B,C) = -A + ABC-f(cA,B,c) = A(B+B)(c+z) + ABCf(A,B,C) = -A(BC+BC+BC+BC)+ABC-f CA, B, C) = ABC + ABC + ABC + ABC + ABC · A good in :- f (A,B,C) = - ABC+ - ABC+ ABC+ ABC [:: A+A=A] Steps to convert POS to standard POS form: (9) Find the missing literials in each sum term of any. (P) OR each sum team having missing literials with tesims form by ANDRONG the literal and manne Styne (7) 9t's complement. (III) Expand the terms by applying distaubutive law and seordes the lites as in the sum terms. (iv) Reduce the expression by omitting superied

(11)

sum teams of any because -A.A = -A

在一切到了出了,这首次来到前来你已不管

Example 0: - Convert the given expression in standard .POS -fosim. $-f_{CAIB,C} = (A+B)(B+C)(A+C)$ 30:- (1) finding the missing liteoral in each teorm $+CA(B,C) = (A+B) \cdot (B+C) \cdot (A+C)$ > Literal B is missing 111 - 11- 11 >Litesial A is missing Ly Laterial C is missing (99) OR sum tearm with Cmissing literial. Its complement) $-f(A,B,C) = (-A+B) + (c,c) \cdot (B+c) + (A,A)$ · (A+c)+ CB·B) (11) Expand the tesims and reorder literals $-f(A|B,c) = (-A+B+c) \cdot (-A+B+c) \cdot (B+c+A)$ CB+c+A). CA+B+C). (A+B+C) (Rv) Omit suppeated sum tesims $\therefore f(A,B,C) = (A+B+C), (A+B+C), (A+B+C).$ (CA+B+C) [: A.A=A] Example @:- Convert the gruen expression in standaoid pos -fooim $Y = -A \cdot (A + B + C)$ $Y = -A \cdot (A + B + C)$ $Y = A + (B, \overline{B}) + (C, \overline{C}) \cdot (A + B + C)$ Y= CA+B.B+C.E). (A+B+C)

 $Y = (A + (B \cdot \overline{B}) + c) \cdot (A + (B \cdot \overline{B}) + \overline{c}) \cdot (A + B + c)$ $Y = (A + B + c) \cdot (A + \overline{B} + c) \cdot (A + B + \overline{c}) \cdot (A + \overline{B} + \overline{c})$ $CA + B + c) \cdot (A + \overline{B} + c) \cdot (A + B + \overline{c}) \cdot (A + \overline{B} + \overline{c})$

: Y = (A+B+C), (A+B+C), (A+B+C), (A+B+C), (A+B+C)

* M- Notations: Minterims and Maxterims >> Each individual term in standard sop-form is called miniterim and each individual term in standard pos form is called maxtern.

⇒ The concept of minterins and maxterins allows us to interoduce a very convenient shorthand notations to express logical functions.
> n - binary variables have an possible combinations and each of these possible combination & called "Minterim cor) standard product".

> Representation: Minterim => Zm (...) Maxterim => TTM (....)

mantesim Rs the complement of corresponding mantesim R.e., M=TT

n mangannan dara sil interaption pro-traditional och Sidenskor kolen anligart koler 1.5 S. kar svärtsater 0

Foor 3 vanable:

119

NE:

	-A BC		A B C Manteoms		Maxtenins		
			1	(m?)	(M9)		
1	0	0	0	TBE=mo	-A+ B+C = M.		
	0	0	·1	-7.8 c = m,	-A+B+C = MI		
i.	· Ø	1	••	ABE=M2	A+B+C=M2 /		
13	0	1	2	ABC=m3	$A+\overline{B}+\overline{C}=M_3$		
+	1	0	0	+ F Z B A	A + B + C = My		
	1	0	1.	$ABC = M_5$	A+B+E=M5		
14	1	1	0	$AB\overline{c} = m_6$	$\overline{A} + \overline{B} + c = M_6$		
1	1	11	1	-ABC = ma	A+ B+ C= M7,		

Miniteorms and maxteorms foor three variables > Form this above table we conclude that > Each miniteorm is represented by mi and each marteorm is orepresented by Mi, where the subscoright is the decimal numbeor equivalent of the natuonal binacy numbers.

- > In montesim we assign '1' to each uncomple -mented variable and '0' to each complemented variable.
- → In maxtcome we assign 'o' to each uncomplemented NaoRable and 'i' to each complemented vaoRable.

Foor example: Let us consider, the following touth table

_	Input	C3	- vasilables)	output (Y)
-	-	B:	· C	· ·· Y
	0	0	0 :nstr	High Ó. Mil
() ()	ο,	0.		107- 911- 1A
2	0	1	0	0
	0	1	1	I DA
	1	0	0	0
n. There	501 N	'n-	maps burg	
10-	- A . A-	·	-	0 = 0 1.1
	1	1	0	1
	16.5			oduct form $9s$ $3, 5, 6, 7) \rightarrow (1)$
	.	,B.G : Y	$= \leq m (3)$ $= m_3 + m_5$	ocluct form $9s$ $3, 5, 6, 7) \longrightarrow (1)$ $+m_6 + m_7$
	.	,B.G : Y	$= \leq m (3)$ $= m_3 + m_5$	ocluct form $9s$ $3, 5, 6, 7) \longrightarrow (1)$ $+m_6 + m_7$
-/t- rat	÷fç-∧ als	,B,G : Y so,	$P = \sum_{m_3+m_5} C_3$ $= m_3+m_5$ $Y = ABC+1$	ocluct fooim Ps $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ ABC + ABC + ABC
e _l sta	A-2-1-	,B,G : Y so, d p	$) = \leq m (3)$ $= m_3 + m_5 - 1$ $[Y = \overline{AB} + 1]$ polloduct of	ocluct fooim $9s$ $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ $\overline{ABC} + AB\overline{C} + ABC$ Sum fooim $9s$
e _l sta	A-2-1-	, B, G : Y so, d P , B, C	$P = \sum_{n=1}^{\infty} C_{n}^{2}$ $= m_{3} + m_{5}^{2}$ $[Y = \overline{AB} C + C_{5}^{2}$ $P = \overline{AB} C + C_{5}^{2}$ $P = \overline{AB} C + C_{5}^{2}$ $P = \overline{AB} C + C_{5}^{2}$	ocluct form $9s$ $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ $\overline{BC} + AB\overline{C} + ABC$ $\overline{Sum} - \overline{form} 9s$ $5, 1, 2, 4) \rightarrow (2)$
e _l sta	A-2-1-	, B, G : Y so, d P , B, C	$P = \sum_{n=1}^{\infty} C_{n}^{2}$ $= m_{3} + m_{5}^{2}$ $P = \overline{ABC+1}$	ocluct form $9s$ $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ $\overline{BC} + AB\overline{C} + ABC$ $\overline{Sum} - \overline{form} 9s$ $5, 1, 2, 4) \rightarrow (2)$
e ₍ sta [a =)	A-2-1-	, B, G : Y so, d P , B, C	$P = \sum_{n=1}^{\infty} C_{n}^{2}$ $= m_{3} + m_{5}^{2}$ $P = \overline{ABC+1}$	ocluct form $9s$ $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ $\overline{BC} + AB\overline{C} + ABC$ $\overline{Sum} - \overline{form} 9s$ $3, 1, 2, 4) \rightarrow (2)$ $XM_2 XM_4$
e sta	÷fçA als indaau	, B, G .: Y so, d P B, C	$P = \sum_{n=1}^{\infty} C_{n}^{2}$ $= m_{3} + m_{5}^{2}$ $P = \overline{ABC+1}$ $P = \overline{ABC+1}$ $P = M_{0} \times M_{0}^{2}$	ocluct form 9s $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ ABC + ABC + ABC Sum - form 9s $3, 1, 2, 4) \rightarrow (2)$ $XM_2 XM_4$
e sta	H C-A als indaau H C-A	, B, G .: Y so, d P B, C	$P = \sum_{n=1}^{\infty} C_{n}^{2}$ $= m_{3} + m_{5}^{2}$ $P = \overline{ABC+1}$ $P = \overline{ABC+1}$ $P = M_{0} \times M_{0}^{2}$	ocluct form $9s$ $3, 5, 6, 7) \rightarrow (1)$ $+m_6 + m_7$ $\overline{ABC} + AB\overline{C} + ABC$ $\overline{Sum} - \overline{form} 9s$ $3, 1, 2, 4) \rightarrow (2)$ $XM_2 XM_4$

(13)

C

Note: whe also conclude that from equation ()
and from equation (2) 9f,

$$Y = 2m (23,5,6,7)$$

 $Y = TIM (0,1,2,4)$
-Algebraic Symplification:
simplify the following expression:
(1) A.AC
 $\Rightarrow -A.AC$
 $\Rightarrow -A.BCD$
 $= ABD(1+C)$
 $= ABD(1+C)$
 $= ABD(1+C)$
 $= ABD(1+C)$
 $= ABD(1+C)$
 $= ABD$
 $\therefore -ABCD + ABD = ABD$
 $\therefore -ABCD + ABD = ABD$
 $(71) -ABCD + ABCD$
 $= ACD(B+B)$
 $= ACD(B+B)$
 $= A.A + A.B$
 $= -A.A + A.B$
 $= -A.A + A.B$
 $= -A.C + BB$
 $= -A.C + BB$
 $= -A.A + A.B$
 $= -A.B + A.B + A.B$
 $= -A.B + A.B$
 $= -A.B + A.B$
 $= -A.B + A.B + A.B$
 $= -A.B + A.B + A.B$

....

(W) -AB+ ABC+ AB (D+E) · 日本 1月日 中国日本 - 「日本 - 「日本 SHA + (G' 1+A=1 -A.I = A] = -AB(1+C+D+E)A - AB1 + + A + T 194 F1.5A = -ABAB + ABC + AB(D+E) = AB(VD XY+ Xyz+ Xyz + Xyz (0+5) B- = = $xy(1+z) + xy\overline{z} + \overline{x}yz$ $= XY \cdot 1 + XYZ + \overline{X}YZ + 0.53 + 0.56 + A = A]^{C} (x^{1})$ = $xy + xyz + \overline{x}yz$ $= xy(1+z) + \overline{x}yz$ = XY.I+ XYZ SHALSAN EVITION - Auxiliary = Y(X + XZ) laws $-A + \overline{AB} = A + \overline{B}$ (1 =1 -) (x+z) (330 - da - $\therefore xy + xyz + xyz + xyz = y(x+z)$

(VID ABE + ABE + ABE ()+ A) A +

= A.C (B+B) + ABC + E. A+A=D

= A.C.1 + ABC [" -A.I-A] - ()

 $= \overline{A} \cdot \overline{c} + \overline{A} B E^{(1+A)} \rightarrow A + \overline{A}B = A + B$ $= \overline{A} C \overline{c} + B C^{(1+A+A)} - \overline{c} + \overline{c} \cdot B = B + \overline{c}$ $= \overline{A} (B + \overline{c}) - A + \overline{c} + \overline{c} \cdot B = B + \overline{c}$ $= \overline{A} (B + \overline{c}) - A + \overline{c} + \overline{c} \cdot B = B + \overline{c}$

ABC+ABC+ABC = A(B+C)

(8+4) 2 = (80+4+3 5 + 3A 1:

MARA ABA ABA ABA (II) (NM) -ABC+ ABC + ABC = A((B+B) + ABZ (3+ (+)) + A. ["A+A=1 & A.I=A] - AC.I+ ABE 14 = AC+ ABC. (310) 80 + 380 + 30. [: A+ AB = A+B] = ACC+CB)ZAA + ZAH 1 ZAB + AA UM = A(c+B)STR + STX + (S+1) PX --· ABC + ABC+ ABC= A (C+B) $2\overline{1}\overline{\lambda} + \overline{z}\lambda + \overline{z}\lambda = 0$ (1x) ABCD + BCD + BCD + BCD = BCD (A+) + BCD + BCD + KX THE BOD + BOD+BOD HE MA - # BD (C+2) + BED + 1.12Y BD.1+BCD (2X - E: A+ A=1 & $= B\overline{D} + B\overline{C}D \qquad (x + x) (-A + B\overline{C})$ $(x+x=B(\overline{D}+\overline{D}\overline{C}))$ A+AB= A+B] $= B(\overline{D} + \overline{C})$ CALL FURS A DRIVE (IN) ABCD + BCD + BCD + BCD = B(D+C)(X) -AC+C (A+ AB) SALLAN = AC+C(A+AB) B PACE SALLY 7 = AC+AC+ABC [: A+A=A] $= -Ac + \overline{A}Bc$ = $C(A + \overline{A}B)$ $E: \overline{A} + \overline{A}B = A + B$ = c (-A+B) + JdA + JdA :. AC+ C(A+AB) = C(A+B)

(XI) ABCD + ABCD + ABD	Are to A to the second
- ABDCC+E) + ABD	10 15 1 1 1 A
= ABDI+ ABD	[" A+A=1& A1=A]
= ABD+ ABD	A WAY IN THE ADA IN THE
= BD (-A+A)	E: A+A-D
= BD.1	1 E . A.I = 1]
= BD : ABCD+ABCD+A	BD = BD
$(X^{(1)}) - A + \overline{A}B + A\overline{B}$	
$= A + B + A\overline{B}$ $= A + A + B$	-A + A = A
$= \overline{A} + 1$ $= \overline{T} = 0$	A+ AB = A+B.
(XIV) -AB+ AC + ABC C	AB+c)
= -AB+AC + AA	
$= AB + \overline{AC} + 0$	

 $E^{\prime\prime} \overline{AB} = \overline{A} + \overline{B}^{\prime}$ = AB + A+C + ABC Remorgants theorem] = A+B+C+ABC EY A+AB = A+B $= \overline{A} + A\overline{B}C + B + \overline{C}$ $\overline{A} + AB = \overline{A} + B$ = A+BC+B+C [" A+ AB = A+B] $= \overline{A} + \overline{B} + \overline{C} + \overline{B}C$ $= \overline{A} + B + \overline{c} + \overline{B}$ = A+C+1 CALE OF THE ALE A · AB + AC+ ABC (-AB+C) = 1 (XV) Simplify the expansion = AB+AB. (A.Z) Step 1: - Apply the Demorgan's theorem and multiply out all terms to get expression in sum of poroduct fooim. 1.266.5 Z= -AB+-AB. (A.C) E & 6 . Z = -AB+ -AB (A+ 2) Z = -AB + AB (CA+C)E: A=A] $Z = -AB + AB \cdot A + ABC$ Step 2: Seasich foor common tearnis foor factoon? - zation and apply boolean sulles Z = AB+ ABA+ABC Z = -AB + -AB + ABCz = -AB + -AB(c+c)z = A(B+B)Z = -A.1 Z = -A

Digital Logic -Gates: Logic Openators:- We know that, to preparesent and solve a sufthmetic expression we use asistimetic openators such as +, -, x and +. X * Similarly, we can use Logical openators to slepresent and solve Logical expressions * These ase three basic Logical openators: NOT / INVERT, AND and OR.

march 10 molified

Logic -Gates:

* Logic gates are most -fundamental digital circuits that can be constructed from diodes, -transistors and resistors connected in such a way that the circuit output is the result of a basic logic operation (OR, AND, NOT) performed on -the inputs

: A Contraction

* Logic -Gate is a digital croncult that has one commone. Populs and one output

* The function of each logic gate will be represented by boolean exponession

* The boolean 'O'& 1. stepresents the "Logic Level"

1	Logic 'o'	bogic '1'
1161112-0-	False ,	Toue
1. Mar 1997	OFF.	-ON A CALL IS
DIF OIF (Low	yes throw
CARE DITIEN	Open switch	I A THE PARTY OF A TH

* The openation of a logic gate can be easily understood with the help of touth table * - A -truth - table is a -table that shows all -the input & oùtput possibilities of a logic. crocult, gie, the touth table indicates the Outputs tool different possibilities of the inputs. * The numbers of enpit combinations will equal ×-2N -fost an N- Poput -touth table. an it's that I Tour Classification of Logic -Gates: Vatipets indian Logic - Gates and astap alport its in y ar- Buser Basic gates Universal gates Other gates (EXOR, EXNOR) (NOT, AND, OR) (NAND, NOR) Basic -Gates:

* NOT - Gate COU Inverter: -> NOT gate is a logic crowst with only one input and one output and canoiles out the "Nor" operation. -> The investigat call NOT cloicust performs a basic 1 Logic -function called " Inversion" (80" complementation" > The Privestess changes one logac level to ats

opposite. 21101 Input output Y=A Y= NOTA 1001 Do = A (08) A' Truth Table NOT LOGIC Symbol NOT gate IC Number : 7404

-A OTTOTL YTONO Wave-form

- 10 Mile

The, -AND -Gate:

* The AND gate peorforms logical multiplication, more commonly known as the AND function.

all used

* The AND gate may have two con more apputs and a single output.


	Touth Ta	able:-	wave-form:
$\frac{-4}{B} = \frac{y}{y} = A AND B$	- Inputs	output	A 0.051051
P y=no	-A B	J=AB	18 OTTO OTT
Logic Symbol toon	0.00	0	0
v v	0 1	0	V 00.0.01
= two input AND	10	0 '	and Designation of the
gate . This has water	salual das	man	ar 11- 911

Logic: In -AND gate, all inputs must be high to get a high output.

* AND gate IC number is -7408 The OR -Gate:

* The OR gate performs logical addition, more commonly known as the OR function.
* The OR gate 9s a logic crocust to perform the I OR Operation.
* The OR gate has two correnance of the only one output signal.
Logic: If any one of the input 9s high, the I output is high.

waveforms: Toruth Table: Inputs output A 0.0 1 1 Y= A+B -A B Y=A+B B OT Y= AORB 0'0 0 19:13 Logic Symbol for (1 Opull swart histor of y On 1 -10 A DOGT a -two Priput OR gate IN THE BUSICAL -> OR gate IC number is -7432 * Universal Logic -Gates: goot la import sport NAND -Gate: circh Hyper Carl -> The team NAND is a contraction of NOT-AND and Implies an AND function with invested output > The NAND gate has two (or) more inputs but only one output. Logic: All Inputs must be high to get a low output. Touth Table: $-AB \longrightarrow y = \overline{AB} = -A \longrightarrow y = A\overline{B}$ Inputs Output MUSICI-AD B + 10- Y=AB AND + NOT MOTION !! Logic structure + Logic symbol for 10 10 11 1 a two input of a NAND a gate NAND gate and 11 -> NHAND gate is a universal gate it can be used / -to constauct an NOT gate , AND gate, DR' gate , and other gates. april of tuque



Other -Gates:
⇒ An exclusive OR gate is a logic croudt, which has two (8) more inputs and one output.
Logic: The output is a logic 1 only when there are odd number of 1's at the input.
⇒ It acts like as an "odd number of 1's detector in the input."
⇒ It is like as an "odd number of 1's detector in the input."
⇒ It is mostly used in passity generation and detector.

Logic Symbol:	Truth Ta	ble:	Waveforms:
Y= A XOR B	Inputs	output	A: 0.051 2]
B J J= A⊕B	A.B.	y= A⊕B	B: OTOTT
0 01 30	and Ostin !	1	y:01,10
	1 10 1 1 10 K	1	County Stream

 \rightarrow IC Numbers of EX-OR gate PS =7486 \rightarrow Boolean I-function of 2 Priput EX-OR operation Ps $Y = A \oplus B = 7B + AB$

→ Forom the touth table, we can say when both the inputs are same then output becomes low Cold Logic 'O'. Prev, If -A=B → 'y=0 and' If -A+B → y=1 The Exclusive NOR gate (8) EX-NOR -Gate: The Salso called "Equivalence gate" (8) "coincidence Logic Cloudit" Logic: The EX-NOR gate has two (cor) moste inputs but only one output. When both the inputs are same then output becomes thigh (8) logic 4. The acts like as an "leven number of 1's eletectors" when number of Priput vapilables are even and also called "odd number of 1's detector" when number of Priput vapilables are odd. "Truth Table:

 $\frac{A}{B}$ $A \oplus B$ $y = A \odot B$ Inputs output Y= A XNOR B Y=AOB 830 -A B Y= A XOR B EX-OR + NOT y= A⊕B 4.7 0 Y= AOB 0 Logic Structure Logic Symbol -POPT EX-NOR -foot EXNOR - Gate top so x gate - woodnut Boolean function of 2- Input EX-NOR! Opestation is as, y = AOBI = AOB = AB+AB it a dus pas is y = AB + AB = HOB with move i > EXNOR Openation like an exor gate followed by an " INVERTER . H - A- HE with

C = K <- 3+1- 9-2

 $\Rightarrow If A=B \Rightarrow y=1 \text{ and}$ $If A+B \Rightarrow y=0.$ $\Rightarrow EX-NOR \text{ gate IC number is a Hass.}$ Waveform: A: QO[I][0][B: Q[I][0][

y:10.01


Note:


★ A⊕ A⊕ A⊕ A⊕ upto n teams = 0, when n = even = A, when n = odd

* -AOAOAO..... upto n teams = 1, when n = even = A, when n = odd


UNIT-II Giate Level Minimization

- * The Map Method.
- > This Method is developed by Karnaugh in 1953
- → K-map method is used to simplify boolean algebraic expressions
- → The Karnaugh map"is a graphical chart which provides a systematic method for simplifying and manipulating the Boolean expressions (07) to convert a truth table to its corresponding logic circuit in a simple, orderly process
- → In this technique, the information contained in a truth table (or) available in sop (or) postformis. Supresented on K-map. It contains boxes called cells.
- -> It is generally used up to 6-variables
- > In an n-variable k-map there are an cells
- → "Gray code" has been used for the identification of cells.





* Five - Variable k-map: \rightarrow Five - Variable k-map contains $2^5 = 32$ cells $\rightarrow 32$ minterms (or) Maxterms \rightarrow Here, we have f(A, B, C, D, E)



3

DE	1.000	DIE MI		M2=	10	Btc	Mis	Мη	MM	MI
+C	Mo	<u>.</u>	M3	1 1 2		BIE	Ma	M21	M23	M2
545	My.	Mб	MJ	MG	18. 1	BIC	Mar	M28	M31	M ₃
tc	M12	MIB	MIS	Miy	21		1.00	12.00	7.1.1	Mai
tc	Me	Mg	Mu	MID		DFC		1.05		-

Simplification of logical Function using K-map.

6. 1

Simplification of logical Function with k-map is based on the principle combining terms in adjecent cells. Note: - If the Boolean function is in Sop Form, the cells are identified by 1.

Statutes


If the Boolean function 9s in postform the Cells are identified by 'O'. Looping: The process for combining these is (or) O's is called Looping ⇒ Groups are made up of 2,4,8,16 and so on ⇒ By folding K-map over 9ts edges, the number of 1's (or) o's are overlaping forms the Group.

Looping group of 2' (pair) > looping apair of adjacent i's in a K-map elementes the one variable that appearing in both complemented and uncomplemented form BC Eg:-BC BC BC Bē 61x012p pairs A A $f(A, B, C) = \overline{A}B\overline{C} + AB\overline{C}$ +(AIBC) = BE 1. Eg :- AB / CD CD CD CD CD GISONPI AB 1 -(1 Pair ABC AB +B AB 1 Grop 2 Pall ABD - (AIBICID) = ABC + ABD 29:-A B GNOUP C B A 0 A +(A1B)=B


3

Lopping Groups of 4 (four) (Quad)

looping a guad of 1's or ds climinates 2 variables and that apper in both complemented and Uncomplemented form. man ist mand and





$$f(A_1B_2C) = C.$$




looping Groups of 8 (octet)

looping an octet of 1's or o's eliminating the 3 - Variables that appears in both complemented and Uncomplemented form.






Example :-




0

$$n=3 \implies 2^n = 2^3 = 8 cens$$




ABC) = B + AC

logic diagram :



(3) Reduce the following the function using K-map technique $f(A,B,C,D) = \leq m(0,1,4,8,9,10)$ * The Given Functions min-terms and it is in Sum of product form (SOP) * $f(A_1B_1, c_1D) = m_0 + m_1 + m_2 + m_8 + m_9 + m_10$ * f (A,B,C,D)= ABED + ABED+ABED+ABED+ABED+ABED The given boolean function contains y variables * Mar 11 4-variable K-map contains 16 cells. * ann) (Stal 6) =1 CP CP ↑ CD AB Group? lD Palit THIT Churchell ACD AB -> 00 AB -> 01 17 15 AB -> 11 AB ->10 > Group3 Pair ABD GITOUP J Quad BC · +(AIB, CD) = BC + ACD + ABD





3) Minimize the expression By using K-map Y= (A+B+C) (A+B+C)(A+B+C) (A+B+C) (A+B+C) (A+B+C) (08) V(A1B,C) = TTM (0,1,3,4,7)

Y(A,B,C) = (A+B+C)(A+B+C)(A+B+C)(A+B+C)(A+B+C) $(\overline{A+B+C})$

* The Boolean Function contains 3 variables

* 3 variable K-map contains & cells






The Given function contains Maxterms and 9495 in Pos Form


+(AIBIC,D) = TTM (MOXM2 X M3 X M8 X M9 X M12 X M13 X M13)


=(A+B+C+D)(A+B+Z+D)(A+B+Z+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)

(A+B+C+D)(A+B+C+D)(A+B+C+D) * The Given Boolean function contains y Variables

* 4-variable K-map contains 16 cetts.








5) Reduce the Bookean function in pos using K-map technique

A1B,C,D) = TTM (4,6,10, 12,13,15)


→ The Given function Is in posform contains Maxterms f(A,B,C,D) = My XM6 X M10 X M12 X M13 X M15

 $f(A_1B_1C,D) = (A_1B_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_1+C+D)(A_$

⇒ The given boolean function contains y-variables ⇒ y-variable k-map contains 16-cells



:-f(A,B,C,D) = (B+C+D)(A+B+D)(A+B+D)(A+B+C+D)




6

⇒ Don't care map entries:

- * Some logic circuits can be designed So that there are Certain input conditions for which there are no specified output levels, usually because these input conditions will never occur
- * So, a circuit designer. is free to make the output for any "don't care" condition either a <u>0 or 1</u> in Order to psoduce the simplest output expression <u>Eg:</u> DIN terms of SOP and Don't care conditions


 $-f(A_1B_1C_1D) = \leq m(1,3,7,11,15) + d(0,2,5)$ $sol = f(A_1B_1C_1D) = \leq m(1,3,7,11,15) + d(0,2,5)$ $-f(A_1B_1C_1D) = m_1 + m_3 + m_7 + m_1 + m_15 + d(0,2,5)$ + The given boolean -function contains y variables* 4 - variable - k - map contains - 16 certs




Here By using don't core entry '5' the expression is Simplified (or) variable is reduced

Ð

logic diagram :-



2) In terms of pos and don't care condition
-f(A, B, C, D) = TTM (4,5, 6,7,8,12) d (1,2,3,9,11,14)
-f(A, B, C, D) = TTM (4,5,6,7,8,12) d (1,2,3,9,11,14)
-f(A, B, C, D) = (My X M5 X M6 X M7 X M8 X M12) d (1,2,3,9,11,14)
* The given variable contains 4 Variables
* 4 Variable k-map contains 16 ceus




:f(A,B,C,D) = (A+B)(A+C+D)logic diagrams $f = (A+B)(\overline{A}+c+b)$ A+B BNB AtCtD 3) Implement - the Following function using K-map technique $+(A_1B_1C_1D_1E) = \leq m(0,2,4,6,8,16,18,20,22,24,26,28,30) + d(3,7,11,15)$ $f(A_1B_1C_1D_2) = (m_0+m_2+m_1+m_6+m_8+m_{16}+m_{18}+m_{20}+m_{22}+m_{23}+m_{26}+m_{$ +m28+m30)+d(3,7,11,15,19,23,27,31) It contains 5-vasiables × 5 variable K-map Contains 32 cells × -fox A=O (A) BCIDE BCARE DE DE DE DE DE DE DE Group 2 BC BC octet 11-2 To X BE BC 11 BC X 123 E 15 FI 6 19 X X BC BC 50 m To 14 13 B TP Х BC 19 10 Group 3 pair

BEDE

: f(A,B,C,O) = AE + BE + BCDE

logic diagram 3-



9

4) Using K-map obtain minimal sop's and minimal pos forms OF the function

 $Sop = f(A, B, C, D) = \leq m(1, 2, 3, 5, 6, 7, 8, 13)$

- * The given boolean function is in SOP Form and it contains minterms
- $*f(A, B, C, D) = m_1 + m_2 + m_3 + m_5 + m_6 + m_7 + m_8 + m_{13}$
- *- The given boolean function contains y=variables

1 Witza

The states and the

* 4 Vagiable K-map Contains 16 cells

(attant's (attant) (attant)

5) Using K-map Determine the minimal Sum of product expression and Realize the simplified expression using Only Nand Giates.

10


$$-1(W, \chi, \chi, z) = TTM(0, 2, 3, 7, 8, 9, 10)$$

Given, f(w,x,y,z) = TTM (0,2,3,7,8,9,10)


In Sop Form :

$$\pm (w, x, y, z) = \leq m (1, y, 5, 6, 11, 12, 13, 14, 15)$$


+(w,x,y,z) = m1+my+m5+m6+m11+m12+m13+m14+m15




f(w, x, y, z) = xz + wx + wyz + wyz




EX-OR USing NAND :-



* EX-NOR USing NAND :-




NOT using NOR :-



0


Col por Call

AND USing NOR :-




also had set the

OR using NOR 3-




Ex-OR Using NOR :-



12.00

EXNOR USing NOR :-



- * If any function is given how to Realize by using NAND and NOR Implementation follows bellow 3 steps:
 - Step1: We need to complement whatever the expression is given

Stepa: - Apply de-morgan's theorem

Step3 - Double complement to get final expression

Problems 8-

I) Realize the given function by using NAND Grate

Y=A+BC


Dapply complement on both sides

Y = A+BC

2) Apply de-morgan's theorem

Y=A.BO

3) Apply Double complement on both sides





Realize the given function using NAND gates
Y = AB+CD

D Apply. Complement on both sides

2) - Apply De-morgan's - theorem $\overline{Y} = \overline{AB} \cdot \overline{CD}$

3) Again Apply complement on both sides






3) Realize the given function using NAND gates Y=AB+AB

D Apply complement on both sides

a) Apply de-morgan's theorem $T = \overline{AB}, \overline{AB}$

3) Again apply complement on both sides



WHEN PARTY SHE


(13)

4) Realize the given function using NAND Grates Y = AB + AB

D Apply complement on both spaces

 $\overline{Y} = \overline{AB} + \overline{AB}$ 2) Apply de-morgan's theorem $\overline{Y} = \overline{AB} \cdot \overline{AB}$

3) Again Apply complement on both sides



5) Find the minimum number of 2 input NAND gate required to implement the Boolean function

F= AB+BC+CD+DA


D Apply complement on Both sides $\overline{F} = \overline{AB + BC + CD + DA}$


a) Apply de -morgan's theorem

3) Again apply complement on both sides

F= AB.BC.CD.DA

>





) Realize the given function by using NOR gates F(A+B)(B+C) IL

1) Apply complement on Both sides


F = (A+B)(B+C)

2) Apply de-morgan's theorem

$$F=(\overline{A+B})+(\overline{B+C})$$

3) Apply again complement on both sides

 $\overline{F} = (\overline{A} + B) + (\overline{B} + C)$




7) Realize the Given function using NOR gates F=(A+B)(A+B)

Step 1: - Apply complement on both sides

F = (A+B)(A+B)

2 :- Apply de-morgan's theorem $<math>\overline{F} = (\overline{A+B}) + (\overline{A+B})$ 3) Again Apply complement on both sides


 $\overline{F} = (\overline{A+B}) + (\overline{A+B})$



8) Realize the Given Function by using NOR gates $F = \chi (\omega + z)$

D Apply complement on both sides
 F = X(wtz)
 Phyly be-morgan's theorem
 F = X + (wtz)
 Pagain Apply complement on both sides

 $\overline{F} = \overline{X} + (\overline{\omega tz})$



* Other 2 level NAND and NOR implementations


If the Boolean function 95 9n sop & pos form then the Function can be Implemented In a levels

Level 1	Level 2
AND	OR
OR .	AND
NAND	NAND
NOR	NOR


Notes-


AND-OR --- NAND-NAND DR-AND --- NOR-NOR

For example:-) F = AB + CD (sop form) $\Rightarrow AB + CD$ G = CD



★ Contract Provident Contract Contr






(F) is to

17

* Exclusive -OR Function (01) Ex-OR gate:
⇒ An Exclusive OR gate 9s a logic circuit, which has two (01) more inputs and one output
⇒ IC Number of Ex-OR gate 157466
⇒ It acts like as an, "Odd number of 1's detector in the input". It is also called as "stair case switch"
⇒ It is mostly used in "parity generation and detection", Logic :- The output is a logic 1 only when there are odd number of 1's at the input.



-> Boolean function of 2-9nput EX-OR Operation 9 s

Y= A OB = AB+AB

⇒ Fgom the truth table, we can say when both the inputs age same then output becomes how (on Logic 'D', i.e., if A=B > Y=0 and if $A\neq B$ ⇒ Y=1 * Properties OF XOR Gates:-

Property (): A () A = 0: Output is logic zero when inputs are Same

Paoperty@: ADA=1: Output is logic 1 when inputs are different

Property 3: A = A : EX-OR as Inverter

when one input of EX-OR gate is connected to logic 1 we get the complement of the other input at the output of EX-OR gate

Paoperty (): A DO = A : EX-OR as NON-Inverter

when one input of EX-OR gate is connected to logic is we get the un complemente of the other input at the output of EX-OR gate.

1 and an at the part of the second of the second of the second

input $0 \oplus 1 = 1$ output is is $0 \oplus 1 = 1$ uncomplemented form Grounded $0 \oplus 1 = 1$ of the other input

1 1 = 0

Property 5: EX-OR as Modulo 2 Adder

The exclusive - or gate can be used as modulo 2 Odder because 9ts troth table 9s same as the troth table of modulo 2 adder

0+0=0	0 = 0 = 0
0+1=1 =	0 1 = 1
1+0=1	1 = 0 = 1
-1+1:= 0	(🕀 I = D

Paoperty (): (AB) (AC) = ACB ()

A	в	C	AB	AC	ABDAC	B⊕C	A(B⊕C)
0	0	0	0	0	0	Ø	0
0	0	J	°,	0	0	I	o
0	1	0	0	0	D	I	D
0	1	1	D	o	0	0	o
1	0	٥	0	0	ο	0	O
1	0	1	٥	t	1	1 -	,
t	11	0	1	0	1	1	,
	r	1	1	1	0	D	0

Paoperty $: P A \oplus B = C, then A \oplus C = B$

 $B \oplus C = A$ and $A \oplus B \oplus C = O$

A	В	AB B=C	A⊕c=B	BEC=A.	A⊕B⊕C=D
~	0	0	0	0	0
0	U		Server 1	0	0.
D	1				0
1	0	1	0		0
1	1	0	1 1 1 1 1 1	1 .	0

1

÷

Unit - III Combinational Logic Introduction: * In combinational logic ciecuits, the output is function of logic inputs at that instant of time. * The generial model of a combinational system can be represented by X Combinational y' X Logic ciecuit y'

A combinational Logic cioncuit

-* Here we have in inputs; x, ; x2... xm and n outputs y, y2 yn all assumed to be functions of time.

* Adden, Subtracton, companiaton, multiplexen, demultiplexex endocen, decoden ane some of the examples of combinational logic cincuits.

Half Added H

A digital mount that this two theraug takes is the to a second as a second as

Analysis and design procedure of Combinational Logic circuit:

Step 1: Obsenve the popular defination.

Step 2: Determine the snearwined input and output

Step 3: -Assign Lettens (8) Symbols to the input


- Step 4: Make a touth table that define orequilioned orelationship.
 - Step 5: Detesimine the simplified boolean expression using K-map.


Step 6: Draw the logic diagonam.

Ég:- Let us consider Anithmetic ciaculits

-Anithmetic cincults: The Logic cincults performing the openations addition, Subtraction, multiplication and division are known as -Anithmetic cincults'. Half Adden:

-A digital circuit that adds two binary bits is known as 'traif Adder'. The addition of two bits produces two outputs i.e., sum and carry.





Half Subtanacton:
-A logic chacult for the subtanaction of B Cautrahend)
-hard A communed) where A and B are 2 - bit numbers
Rs are ferred to as an traif subtractor.
Logic Symbol:
Touth Table of Half subtractor
Reputs B subtractor difference
outputs

$$A$$
 Half Borrow
 A Half Borrow
 A B Difference Borrow
 A B B B AB
 A B Difference Borrow
 A B B B AB
 A B Borrow = AB
 B Borrow = AB
 B B B AB


Full - Subtractor:
Full - Subtractor: A secondinational closedit that
performs a subtraction between two bits, taking into
account borrow of the lowest significant stage.
* This closedit has three inputs & two outputs .
Logic Symbol:

$$K_-map$$
 simplification
of Difference & Borrow:
 K_-map simplification
of Difference & Borrow:
 K_-map simplification
 K_-m

Logic Diagonam of a Full-Subtonactoonton the line A' B' C' Ha was nashed astorie late to company Repair turnelinger readed with the manner transport $D = A \oplus B \oplus C$ (HO 1 - 87) 10. : Jeduly - siler AB CODINATION AND AND OR B = AB+BC+AC BC AND : 3 100-* AC, AND)-58, 28, 28

Binasiy -Adder-Subtstactosi:

The addition and subtraction operations can be combined " Pitto one crowelt with one common binady -Adden. This is done by including an exclusive - or gate with each full-adden, an as shown below. The mode anput M controls the operation of (athe clarcuit. when M=0, the clarcuit is an addear, and when M=1, the closely becomes a subtactoop. Each exclusive - or gate slegerves input, in and one of the inputs of B. when M=0, we have B=0=B. The two - adders neceive the value of B, the Poput carry is O, and the Cisicuit. pestforms - A plus B. when M= 1, we have BOD 1 = B, and Cino = 1. The B Inputs agle all compleme -nted and a 1 is added through the input carry. The, Cioncuit peorforms the operation A plus the 2's complement of B, P.e., -A-B.



Let us consider -A = 0101 and B=0011

-A: 0101 B: D011 0010

:. The difference is (0010)

Decimal -Adder:

* Decimal Adder 9s a combinational logic clarcuit. * Decimal Adder 9s also known as BCD addes. Logic Symbol: nputs S = Decimal x output

s/A

DC)

Steps to Resign Recimal -Adder (or) BCD -Adder:

- Step 1: Consider 4- bit binaging adden for install addition
- step 2:- We need a logic closult to detect sum generateenthan 9.
- Step 3: We need one-more 4-bit binary adden to add six cono) in-the sum, if sum is greater than 9 cor) carry is one (1).

support the state

Ed to EA all

Silui.

HOD - 8 bar 1010 A. problems by b.1


-A: 0101 110011

(0100) at strates if (0010)

Toruth Table of a Recimal -Addess : 11 1 1911

Inputs Output X Sa S1 So S3 0 0 0 0 0 0 0 0 ۱ 0 OI 0 0 1 Christin gung 0 s- OT 1 10 = 151 0 0 0 0 W at IT. ö 0 1 On up to the location 0 0 1954 1 0 0 0 0 O X C 0 Opt de la 0 % ihora : Alder 1 misn Gill Sport 1 10, KI A. de-No 0 0 The 1 of the fight 31 1644 1 Aciller 1:45

Simplified expression using K-map: 10 state divisit



→ If X = 1 the sum is geneatenthan 'q' then add Six (0110) to the sum bits. → If X=0 -the sum 9s lessthan cor) equal to '9' -then the stesult is sum bit. 1 S. dr. 1 Rillin 1 -A = 8: 10000 eluquit Egi B = 5: 0 1 p 1 & A 1 1001 0 [1379] 110110 + 81100 00010011 interprites open : The sum is (00010011)

0

*Binary Multiplier:

Binary multiplier is a combinational logic !! ciacult which is used to pesitosim multiplication of -two Binasy numbers gitter present his our Let us consider a - bit binary multiplien. One-bit Binasy Multiplier: provide the out-It is a combinational logic ciencuit which periforms -the multiplication of two one-bit binasiy numbers.


training Not Dout A (on M-) Primit S (as as) Philippites

Logic Symbol : Hendram & mor and I - X II peroduct of comos 1-bit of Route and O = X 11 Binary Multiplien n'at Day B mue in the ste rail wall Touth Table: 1 1 18 - 18 Output Inputs : 6 8 P B A 0 S : 0: 0 1 0 0 1 0.0.0 Logic Diagram: -1 -2 201 Poroduct = AB = 11 2. ristly the Change I ar Let us consider two - bit binary multiplier Two - bit Binary Multiplier: Humma's Two-bit Binasy multiplies is a combinational Logic croicult which peorforms multiplication of two 2-bit binasiy numbers in provid the she the Aren Stand til one cast for antheotigithum with (-A1, A0)-A Two-bit percoduct (B1, B) B Binary P Multipleer

inter that should

8

-A: -A, A0 63 B! B Bo cit · xiet--Ao Bo . -AIBI () X -AD BI -AIBI P1 Po P3 P2 014A Heste, Po = -AoBo mark 1111 P1 = A1Bo+BiA0 10h Joh $P_2 = 'A_1B_1 + C_1$ JA $P_3 = C_2$ 0 ۱ 1 1 (803 в: X 1 OF A TOWN 123 0 X ١ . 10 Quit four 1 ۱ 13 iA Nº A O IN 1.9 ion's IA. diala 111/1



Note:

FOON N-bit multiplieon Number of AND gates = N² Number of Half Adders preasured = N Number of Full Adders preasured = N(N-2) * Let us considern three - bit binary multiplien Three - bit Binary Multiplieon:

Three - bit binary multiplies is a combinational Logic cracult which pestforms multiplication of two 3-bit binary numbers

Logic Symbol:

(A2AIAO) A Three-bit peroduct (B2BIBa) B Binary P. Multiplier


-Az -A1 -A0 Bo B2 B1 B : X -ABO -AOBO -A2Bo -A2 B1 -A1 B1 X -AOBI -A1B2 282 -AOB2 Х X (4) P5 PL B Pa P Po 0

Logic L Bay Sipol

: 51011

Logic Diagonam:

ton ri-lift multiplica




Let us consider 4- Bit Binary multiplier Four - Bit Binary Multiplier:

Found - Bit Binany multiplien is a combinational . Crincust which penforms multiplication of two foundbit binary numbers.

Logic Symbol:

CA A A A A		
(-A3, A2, A1, A)-A	Foust-Bit	Penoduct
(B3, B2, B1, B) B	Binary Multiplies	P
	-+ : -/	3 -Az -Ai -Ao
		3 B2 B1 B0
A.	-A3B0	A2Bo -AIBo -AOBo
	-A3B1 -A2B1	-A18, -A0B, X.
A3Bs	-A2B2 -A1B2	-AOB2 X X
-A3 B3 -A2 B	-A1B3 -A0B3	X X X
6 6 9		
Pa P6 P		P2 P1 P0
Po = -AOBo	11	
$P_1 = -A_1B_0 + A_2B_0 + A_2$	AIBI+ AOB2+ Ca	33+C2
$P_1 = -A_1B_0 + A_1B_0 + A_1B_0 + A_2B_0 + A_2B_0 + A_2B_0 + A_3B_0 + A_3B_0 + A_3B_0 + A_3B_1 + A_3$	A1B1+ A0B2+ C1 A2B1+ A1B2+ A06 A2B2,+ A1B3+C3	33+C2
$P_1 = -A_1B_0 + A_1B_0 + A_2B_0 + A_2$	A1B1+ A0B2+ C1 A2B1+ A1B2+ A06 A2B2 + A1B3+ C3 A2B3+ C4	33+C2



* Magnitude Comparator:

Magnitude companiator ?s a combinational logic creater re companies two reput breary quantities and generiates outputs to redicate which one has the generiater magnitude.

Let us consider 1 - bit companiator

One - Bit Comparator:

One-Bit companiation Ps a combinational Logic clarcuit that companies two 1-bit binary numbers

Logic Symbol: $\frac{A}{Douth} = \frac{A}{D} = One-bit - A > B$

inpus [Б	Comparatos.	AR	r outputy	50 T
			TKO) - coa and a	31127
				1.0	4

Touth Table of a one - bit companator

	Inputs			Outputs				
/	t	в			- A >B	-V = B	-148	
C)	0	-		0	-1	0	
c	1	1,			0	o''	7-1-1	
1		0		-1	- 1 ²	o'	0	
1		01		5	0	110	0	

Jutput Expressions:

-A>B; -AB


 $A = B; \overline{AB} + AB \Rightarrow AOB$

A<B; AB


0

a aminger A pipo. I


Logic Kiagram:	210	11 M July 2	annan mast 1
then side and the to the	DO A B A	TAB; AZB	marter
address in all the or	B		intern sipple
fred our disting the states	S - 11 - 14	anter reali	anner for
-A	EX-NOR	-10B; -1=	B U
B	JEA WOR	6	in soli son
1557 (54) m	the Bul	1 yoki tu	or the day
BA	BID	-AR ACB	HE1 - 900
Provide the second seco	A AN	0)-118/1-0	dist.
America and a second at	L.	U.S. MARK	in strat
Two - Bit Compasia	tooi	nat stop	0
The sol car	manatan	a combi	national
logic cincuit that c	COMDANES -	two 2-bp	t binasy;
logic clarcuit that c	1 A .	1 A	· 0,
numbests.	ing has	IN THE	Digs
numbers. Logic Symbol:	In the the	634997 <u></u> 21 orpeo	
GO. O.) A	L Calland	-A>B ,	I dime.
Proputs { (BI, Bo) B M	Bit		utputs.
Inputo (Cor, bo) o Mi	agnitude:	-A=B	utputs
			-
Touth Table:		sa <u>1</u>	-
(A) Inputs (B)		Outputs	
A1 - A0 (A) B1 B0 (B)	-A>B	-A=B	-A <b< td=""></b<>
00 00	0	0 1	0
0.0 011	0	10 1	1
0 0 1.0	0	0	1,0
00 11	0	0	1.
01-00	1	1911	0
01 01	10	11 1	0
01 10	AB O	0	1
	0	0	1



-A = B; -AI AO B, BO + AI AO B, BO + AI AOB, BO + -AI ABIBO (-AOBO+ NOBO) (-AIBI+ AIBI) \Rightarrow (-1. 0 B.) (-1. 0B)



A<B; TIBI+ TIAOBO+ AOBIBO Logic Diagram:



Three - Bit Comparator:

Three - bit comparaton is a combinational logic ciencuit - that compares - two 3 - bit binasy numbers. 3

tractopast A

Logic Symbol: (Az, AV, AD)-A Inputs (Bz, B1, BD) B Comparator -A < B Comparator -A < B Comparator -A < B

Toruth Table :


1.24.	Inputs		Outputs				
-A2, B2	-A1, B1	-Ao,Bo	-A>B	- A =B	-A <b< th=""></b<>		
-A2>B2	x	A CAL	1	0	0		
$-A_2 = B_2$	-A1>B1	X 1	<u>e/1/ 1/</u>	0	0		
$-A_2 = B_2$	-A1= B1	-A0>B0.	1	0	0		
-A2=B2	-A1= B1	-Ao = Bo	0	()	0		
-A2 < B2	x	· X	0	0	1		
$-A2=B_2$	-Aa< Ba	×	0		1		
$-A_2 = B_2$	$-A_1 = B_1$	-A- 80	0	0	1		

Simplified Expression:

-A>B; -A2B2+ (-A2OB2) (-A1B1)+ (-A2OB2) (-A1OB1) (-A0B0) (-A0B0)

 $A = B; (-A_2OB_2) + (-A_1OB_1) + (-A_0OB_0)$

-A < B; -A2B2+ (-A2OB2) (-A1B) + (-A2OB2) (-A1OB1) (-A0B0)




FO	un - bit co	magazing	Ps a com	binationa	ol li	gre
		ompeterentes,	11 13+ 1	Soagu n	umbe	915
Cincuit	-that comp	ages -two		1. 1	1 1	1 1
Logic 3	ymbol :	· Marial M	4/24			
	~	Dia dia	· Lan			
	ALAO) -A -	-our-Bit	-A>B			
its CRO RO	-	19 (Block 1978) 1.01	- <u>A=B</u> (outputs		
(03/02	101,00). 0	Comparator	- <u>A<b< u=""></b<></u>			
Touth Ta	able :	Ja-1 710				
20-27	Inputs	1 C 1 12		Jutputs	1	
4- 0-	-A2,82	AIBI	-AoBo	-A>B	A=B	AZ
A3, B3	and the second se					
-137B3	· . x	X	X	Ι,	Q	0
-A37B3 -A3=B3		, X , X ,	X . X	1 , 1	0	0
$-A_3 > B_3$ $-A_3 = B_3$ $-A_3 = B_3$	· X		11	, 1 		0
$-A_3 > B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$	X'' $-A_2 > B_2$ $-A_2 = B_2$ $-A_2 = B_2$	× ×	×	, 	d	0
$-A_3 > B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$. X ; -A27B2 -A2=B2	× · -Ai>Bi	X ×	, 1 	0	0
$-A_3 > B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$	X'' $-A_2 > B_2$ $-A_2 = B_2$ $-A_2 = B_2$	$X = -A_1 > B_1$ $A_1 = B_1$	X X = -Ao >Bo		0	0
$-A_3 > B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$	X' $-A_2 > B_2$ $-A_2 = B_2$ $-A_2 = B_2$ $-A_2 = B_2$ X	$X = A_1 > B_1$ $A_1 = B_1$ $A_1 = B_1$	X X -Ao>Bo -Ao=Bo X	0	0 0 1 0	0000
$-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 = B_3$ $-A_3 < B_3$	X' $-A_2 > B_2$ $-A_2 = B_2$ $-A_2 = B_2$ $-A_2 = B_2$ X	$X = -A_1 > B_1$ $A_1 = B_1$ $-A_1 = B_1$ $X = A_1 = B_1$	X X -Az>Bo -Az=Bo		0	0

-A=B; (-A30B3)+(A20B2)+(-A10B1)+(-A00B0)

 $A > B_{3}$ (A3B3)+ (A30B3)(A2B2)+ (A30B3)(A20B2)(A1B1) + (A30B3)(A30B2)(A10B1)(A0B3)(A20B2)(A1B1)

-A < B; (-A3 B3) + (-A3 OB3) (-A2 B2) + (-A3 OB3) (-A2 OB2) (-A1 B1) + (-A3 OB3) (-A2 OB2) (-A1 OB1) (-A0 B0)




A & HE S (AS HO) + C ALMERS (ALMAN A HA A) (A A) (A A)

: sldi i dinn 1

* Decoder:

Decoder 9's a combinational logic ciencuit that has multiple inputs and multiple outputs. Decoder is used to convert binary data into other -form of data.

Logic Symbol:



 \implies If E=1 the decodes is in active state. \implies If E=0 the decodes is in inactive state.

Types of Decoders:

1) & to 4 Decodes

2) 3 to 8 Decoder, 1 - 1 1 (11)

3) 4 to 16 Decoder

4) 5 to 32 Decoder

Design 2 to 4 Decoder:

Two to fougl decodes is a combinational logic cigicuit which converts & inputs to 4 outputs. Logic Symbol:

Toruth Table:


6

enter Fre

Inputs	Fast	Ou	tput	Er e	base (
	y3		Yal	y0 1	Plan ieral
GI FO FORT	0	01	0		Rectified of the
0 1	0	O	1	10	10 96149
$ \mathbf{r} = \frac{1}{2} \left[\frac{1}{2} \left[\frac{1}{2} \left[\frac{1}{2} \right] \right] \left[\frac{1}{2} \left[\frac{1}{2} \left[\frac{1}{2} \left[\frac{1}{2} \right] \right] \left[\frac{1}{2} \left[\frac{1}{2} \left[\frac{1}{2} \left[\frac{1}{2} \right] \right] \left[\frac{1}{2} \left[$	0	1	0	10	10961 8 m
i I	1	0	0	0	npt of p 1
Output Expression $y_0 = \overline{AB}$ $y_1 = \overline{AB}$ $y_2 = -\overline{AB}$ $y_3 = \overline{AB}$ Logic Diagonam: $\overline{A} = \overline{AB} = \overline{A}$ $\overline{A} = \overline{A} = \overline{A}$	AN		$\overline{B} = y_0$ $\overline{B} = y_1$ $\overline{S} = y_2$ $\overline{S} = y_3$		etupicu


Design 3 to 8 Decoden: : al pris 1 1001

Three to Eight decodes is a combinational, logic cisicuit which convesits 3 inputs to 8 outputs (2). Logic Symbol:



Toruth Table:


1	10		_		-	1	21					
	I	Input	5	- PSIX	101	Ou	tput	5				T
-^	В	С		y-	¥6	· Y5	J H		Y2	y1,	y.	4
0	0	0	3 Y	0	0	0	0	Q		12.0	1	
0	0	I		0	0	0	0	0	0	1	0	
0	1	0	÷ !* =	0	0	' 0	0	0	1	.0	0	÷
0	1	1		0	Ó	0	0	1	.0	0	0	
1	0	0		0	0	. 0	1	0	0	0	0	
1	0	1	:15	0	0,	1	0	0	0	Q	0	2
1	1	0		0	1	10	0	ó	0	0	0	
1	1	1		1	0	• 0	0	0	0	0	0	
utput	Exp	ressi	ons:	O'SIGS .	11.1:		31					<u> </u>
	1.1.1	AI							*			
2.00	71	= 7A	BC									
	72	= 7	вē					3		$\in \mathbb{R}$	i.	6
		= 7										
	y	+ = ·/	BE									
	4	5 = A	BC									
		c = 1	ABE									
		2=1	ABC									




Design 4 to 16 Decoden:


Foun to sixteen decoden is a combinational Logic crincuit that convents 4 inputs to (24) 16 outputs. Logic Symbol:

O




Tonuth Table:





Design 3 to 8 Decodes by using & to 4 Decodes B Logic Symbol:



3474 A BC SAR. $_{H}V$ SAN H. 584. st. ABC Logic L'An pares

Toruth Table: A: · (+ (++++)) Inputs Outputs D2 D. Ð, 1- 16 y 5 Y4 Y3 Y2 Y1 Yo 0 0 0 0 0. 0 0 0 0 0 0,0,0 0.0 0 1 0 1 0 0 0 ۱ O 0 0 0 0 0 1.0 T. 0 0 0 0 0,0 0 1 0 0 0 0 7 0 0 0 0 O 0 0 Q 0 0 0-1 0 0 0,0 0 0 0 0, 1 0 0 1 A think 0-0 0 0 0 0 I 0 1 1 ABC YO 1 diale -

Output Experessions: restored to the apression Yo = FIBE : formpl - tapal YI = ABC Y2 = ABC y3 = ABC 100 5 y4= -ABC 1 Jeco le T. Y5 = ABC y6 = -ABE 121 et. 010 Y= -ABC 21 perceden. Logic Diagram: 11 H.J. : WHAT AND I B A ABZ=YO Ē B A 11 AND

24 ABC= YI 1.1 AND A FABE = Y2 ß (aut A FABC= Y3 AND c -ABC= YY AND Ô AB -ABC = Y5 -AND -ABE=Y6 B AND AB -ABC= Ya -AND

* Encoder:

Encodesi is a combinational logic cisicult that convents other form of data into binary data.

→ Encodes has an inputs and in outputs and also having one enable input (E) and the enable input is always high. Ing I dig the Logic Symbol:

en = 1 en = 1en =

Types of Encodents: 1) 2:1 Encoder 2) 4:2 Encoder

3) 8:3 Encodes

4) 16:4 Encodes

: sidet dimet

wi_____oprio

Designofa: 1 Encoden : 2:1 Encoden is a combinational logic

Cioncuit whiteh has 2 inputs and one output. Logic Symbol:

Po
$$2:1$$
 Y
 D_1 Encodes Output
 $T_{E=1}$

: Marst Mans 10

Toruth Table:

: ale ma X


15,0 Inputs Outputs ITAUX PLA Di Doi in y na l'en el comme destri 0 11 the senter and repute - chapter to and well-and when pourd only. Output Expression: epunde de l'upit allantes $y = D_1$ Longic Syn hull: Design of 4:2 Encode 91 4:2 Encoder 95 a combinational logic ciacuit which has 4 inputs and 2 outputs Logic Symbol: ighes of Encode is 4:2 Y1 Dr outputs in 118 (inputs Encoder rat 220 3 1, 114 $T_{E=1}$ W St & Lacoley Toruth Table: 1-3-03-1 14:01 (F Inputs Output 1: 64 aptost 1 11 Young 1:50 D3 D2 1 D1 D0 ; 0 9 0.00 1-11 13 de inon 10 : Single Signal 0 0 118

: Alder Mane 10


Output Expenessions:

Miggal - yo = Di+D3 - (I . 3.44 10 as F 77 1 120 1.53 12.83 $y_1 = D_2 + D_3$ 6.35 3 Logic Diagonam: B. D. B. B. OR 1 y1_ OR

Design of 8:3 Encoder: 8:3 Encoder is a combinational logic cracuit which has 8 inputs and 3 outputs Logic Symbol:




-to Binary Encoder of Also Known as Octal



1 1.1


.....



22

Multiplexer 'is a combinational logic circuit that selects binary information -from one of many lines and disrect it to output line.

- -> A multiplexer has '2"' Input lines, in'-selection lines and has only one output.
- → The multiplexer selects one input among sevenal inputs based on the selection lines. Logic Symbol:



Rea AWD T D

19 2 (and 10.

tomophila spod

Types of Multiplexess:

-) 2XI MUX
- 2) 4X1 MUX
- 3) 8XI MUX
- 4) IGXI MUX
- 5) 32X1 MUX ...
- 6) 64×1 MUX

Design Of 2X1 Multiplexer: 2X1 multiplexer 9s a combinational logic crocult which has 2 9nputs, one output and one selection line. Logic Symbol:

$$\frac{D_0}{D_1}$$
 x_1 $y=\overline{S}_{D_0}+SD_1$

$$\frac{D_0}{Mux}$$
 output

Touth Table: S (selection line)

Input	1	Outou	til	10	0.0	¹¹ B.
(5)		cy)		-		etogai
of another	1.	Do	11			
			(5) (y)	(5) (Y) 0 Do	(5) (Y) 0 Do	(5) (Y) 0 Do

Design of 4x1 multiplexer: interprised the

4x1 multiplexer is a combinational logic cricuit which has 4 input lines, 2 selection lines and only one output line.

Logic Brageram:


Pinputs D2 HXI y D3 MUX Output Si Iso Selection lines

Touth Table : ansighted in a pleased

Output Expression: 2011

$y = \overline{5}_{1}\overline{5}_{0}D_{0} + \overline{5}_{1}\overline{5}_{0}D_{1} + S_{1}\overline{5}_{0}D_{2} + S_{1}S_{0}D_{3}$


indection Vines



Towth Table:

immenta Signal

Y



Output Exponession:-

 $Y = \overline{3}_{2}\overline{5}_{1}\overline{5}_{0}D_{0} + \overline{5}_{2}\overline{5}_{1}S_{0}D_{1} + \overline{5}_{2}S_{1}\overline{5}_{0}D_{2} + \overline{5}_{2}S_{1}S_{0}D_{3}'$ + $S_{2}\overline{5}_{1}\overline{5}_{0}D_{4} + S_{2}\overline{5}_{1}S_{0}D_{5} + S_{2}S_{1}\overline{5}_{0}D_{6} + S_{2}S_{1}S_{0}D_{7}$

Chird

THAN


11:

1 ci


11 121281

Pundelei:


- than-



Design of 4X1 Mux by using & X1 multiplexer:



Design of 8x1 multiplexer using 2x1 multiplexer:



 $y = \overline{S_2} \left(\overline{S_1} \overline{S_0} D_0 + \overline{S_1} S_0 D_1 + S_1 \overline{S_0} D_2 + S_0 S_1 \overline{B_3} \right) + S_2 \left(\overline{S_1} \overline{S_0} D_4 + S_1 S_0 D_3 + S_1 S_0 D_4 + S_1 S_0 D_7 \right)$

 $y = \overline{S_2} \overline{S_1} \overline{S_0} D_0 + \overline{9_2} \overline{S_1} S_0 D_1 + \overline{S_2} S_1 \overline{S_0} D_2 + \overline{S_2} S_1 S_0 D_3 + S_2 \overline{S_1} \overline{S_0} D_4$ + $S_2 \overline{S_1} S_0 D_5 + S_2 S_1 \overline{S_0} D_6 + S_2 S_1 S_0 D_7$