

Department of Electrical & Electronics Engineering

Course File

DIGITAL ELECTRONICS

(Course Code: GR20A2026)

II B.Tech II Semester

2023-24

Mr.M.Srinu

Assist Professor



Ananthagiri, Kodad, Telangana 508 206, India.

Department of Electrical & Electronics Engineering
DIGITAL ELECTRONICS
Check List

| S.No | Name of the Format | Page No. |
|-------------|--|-----------------|
| 1 | Syllabus | 1 |
| 2 | Timetable | 3 |
| 3 | Program Educational Objectives | 4 |
| 4 | Program Objectives | 4 |
| 5 | Course Objectives | 5 |
| 6 | Course Outcomes | 5 |
| 7 | Guidelines to study the course | 6 |
| 8 | Course Schedule | 7 |
| 9 | Course Plan | 10 |
| 10 | Unit Plan | 14 |
| 11 | Lesson Plan | 19 |
| 12 | Assignment Sheets | 41 |
| 13 | Tutorial Sheets | 46 |
| 14 | Evaluation Strategy | 51 |
| 15 | Assessment in relation to COB's and CO's | 53 |
| 16 | Mappings of CO's and PO's | 53 |
| 17 | Rubric for course | 55 |
| 18 | Mid-I and Mid-II question papers | 56 |
| 19 | Mid-I mark | 60 |
| 20 | Mid-II mark | 61 |
| 21 | Sample answer scripts and Assignments | 62 |
| 22 | Course materials like Notes, PPT's, etc. | 63 |

Department of Electrical & Electronics Engineering

Int. Marks:30

Ext. Marks:70

Total Marks:100

ANURAG ENGINEERING COLLEGE
(An Autonomous Institution)
II Year B.Tech. EEE - II Sem
L T P C
2 0 0 2
(EE404PC) DIGITAL ELECTRONICS

UNIT-I: Fundamentals of Digital Systems and Logic Families: Digital signals, Digital circuits, AND, OR, NOT, NAND, NOR and Exclusive-OR operations.

Boolean algebra, Examples of IC gates, Number systems-binary, Signed binary, Octal hexadecimal number, Binary arithmetic, One's and Two's complements arithmetic.

UNIT-II: Combinational Circuits-I: Standard representation for logic functions, K-map representation and simplification of logic functions using K- map, Minimization of logical functions, Don't care conditions, Multiplexer, De-Multiplexer

UNIT-III: Combinational Circuits-II: Adders, Subtractors, Carry look ahead adder, Digital comparator, Parity checker/generator, Code converters, Priority encoders, Decoders/Drivers for display devices, Q-M method of function realization.

UNIT-IV: Sequential Circuits: Introduction to flip-flops, SR, JK, T and D type's flip-flops, Shift registers, Conversion of flip-flops, Ring counter, Ripple (Asynchronous) counters, Synchronous counters.

UNIT-V:

Semiconductor Memories and Programmable Logic Devices: Memory organization and operation, expanding memory size, classification and characteristics of memories, sequential memory, read-only memory (ROM), ROM types, Read and write memory (RAM) types, Programmable logic array, Programmable array logic, Field Programmable Gate Array (FPGA).

TEXT BOOKS:

1. A. Kumar, "Fundamentals of Digital Circuits", Prentice Hall India, 2016.
2. M. M. Mano, "Digital logic and Computer design", Pearson Education India, 2016.

REFERENCE BOOKS:

1. R.S. Sedha, "A Textbook of Digital Electronics", S.Chand, 2005
2. R. P. Jain, "Modern Digital Electronics", McGraw Hill Education, 2009.

Course Outcomes: After learning the contents of this paper the student must be able to

Department of Electrical & Electronics Engineering**Timetable****II B.Tech. I Semester – EMF (A Sec)**

| Day/Hour | 9.40-10.30 | 10.30-11.20 | 11.20-12.00 | 12.00-12.55 | 12.55-1.50 | 1.50-2.45 | 2.45-3.50 |
|------------------|-------------------|--------------------|--------------------|--------------------|-------------------|------------------|------------------|
| Monday | DE | | | | | | |
| Tuesday | | | DE | | | | |
| Wednesday | DE | | | | | | |
| Thursday | | | | DE | | | |
| Friday | | | | | DE | | |
| Saturday | | | | | DE | | |

Department of Electrical & Electronics Engineering

Vision of the Institute

To be a premier Institute in the country and region for the study of Engineering, Technology and Management by maintaining high academic standards which promotes the analytical thinking and independent judgment among the prime stakeholders, enabling them to function responsibly in the globalized society.

Mission of the Institute

To be a world-class Institute, achieving excellence in teaching, research and consultancy in cutting-edge Technologies and be in the service of society in promoting continued education in Engineering, Technology and Management.

Quality Policy

To ensure high standards in imparting professional education by providing world-class infrastructure, top-quality-faculty and decent work culture to sculpt the students into Socially Responsible Professionals through creative team-work, innovation and research

Vision of the Department

To impart technical knowledge and skills required to succeed in life, career and help society to achieve self sufficiency.

Mission of the Department

- To become an internationally leading department for higher learning.
- To build upon the culture and values of universal science and contemporary education.
- To be a center of research and education generating knowledge and technologies which lay groundwork in shaping the future in the fields of electrical and electronics engineering.
- To develop partnership with industrial, R&D and government agencies and actively participate in conferences, technical and community activities.

Department of Electrical & Electronics Engineering

Program Educational Objectives (B.Tech. – EEE)

Graduates will be able to

- PEO 1: Have a successful technical or professional career, including supportive and leadership roles on multidisciplinary teams.
- PEO 2: Acquire, use and develop skills as required for effective professional practices.
- PEO 3: Able to attain holistic education that is an essential prerequisite for being a responsible member of society.

Program Outcomes (B.Tech. – EEE)

At the end of the Program, a graduate will have the ability to

- PO 1: Apply knowledge of mathematics, science, and engineering.
- PO 2: Design and conduct experiments, as well as to analyze and interpret data.
- PO 3: Design a system, component, or process to meet desired needs within realistic constraints such as economic, environmental, social, political, ethical, health and safety, manufacturability, and sustainability.
- PO 4: Function on multi-disciplinary teams.
- PO 5: Identify, formulates, and solves engineering problems.
- PO 6: Understanding of professional and ethical responsibility.
- PO 7: Communicate effectively.
- PO 8: Broad education necessary to understand the impact of engineering solutions in a global, economic, environmental, and societal context.
- PO 9: Recognition of the need for, and an ability to engage in life-long learning.
- PO 10: Knowledge of contemporary issues.
- PO 11: Utilize experimental, statistical and computational methods and tools necessary for engineering practice.
- PO 12: Demonstrate an ability to design electrical and electronic circuits, power electronics, power systems; electrical machines analyze and interpret data and also an ability to design digital and analog systems and programming them.

Department of Electrical & Electronics Engineering

COURSE OBJECTIVES

On completion of this Subject/Course the student shall be able to:

| S.No | Objectives |
|------|--|
| 1 | To learn fundamental concepts of digital system design and common forms of number representations and their conversions. |
| 2 | To implement and design logical operations using combinational logic circuits and sequential logic circuits. |
| 3 | To be able to convert between different code converters. |
| 4 | To understand the operations of different types of flip-flops and counters. |
| 5 | To learn about Semiconductor Memories and Programmable Logic Devices |

COURSE OUTCOMES

The expected outcomes of the Course/Subject are:

| S.No | Outcomes |
|------|---|
| 1. | Understand the working of logic families and logic gates. |
| 2. | Design and implement Combinational and Sequential logic circuits. |
| 3. | Implement the conversion between converters. |
| 4. | Design logical circuits using different flip flops. |
| 5. | To learn about Semiconductor Memories and Programmable Logic Devices. |

Signature of faculty

Note: Please refer to Bloom's Taxonomy, to know the illustrative verbs that can be used to state the outcomes.

Department of Electrical & Electronics Engineering

GUIDELINES TO STUDY THE COURSE / SUBJECT

Course Design and Delivery System (CDD):

- The Course syllabus is written into number of learning objectives and outcomes.
- Every student will be given an assessment plan, criteria for assessment, scheme of evaluation and grading method.
- The Learning Process will be carried out through assessments of Knowledge, Skills and Attitude by various methods and the students will be given guidance to refer to the text books, reference books, journals, etc.

The faculty be able to –

- Understand the principles of Learning
- Understand the psychology of students
- Develop instructional objectives for a given topic
- Prepare course, unit and lesson plans
- Understand different methods of teaching and learning
- Use appropriate teaching and learning aids
- Plan and deliver lectures effectively
- Provide feedback to students using various methods of Assessments and tools of Evaluation
- Act as a guide, advisor, counselor, facilitator, motivator and not just as a teacher alone

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

COURSE SCHEDULE

The Schedule for the whole Course / Subject is:

| S. No. | Description | Duration (Date) | | Total No. of Periods |
|--------|---|-----------------|------------|----------------------|
| | | From | To | |
| 1. | UNIT-I: Fundamentals of Digital Systems and Logic Families: Digital signals, Digital circuits, AND, OR, NOT, NAND, NOR and Exclusive-OR operations. Boolean algebra, Examples of IC gates, Number systems-binary, Signed binary, Octal hexadecimal number, Binary arithmetic, One's and Two's complements arithmetic. | 05.02.2024 | 22.02.2024 | 18 |
| 2. | UNIT-II: Combinational Circuits-I: Standard representation for logic functions, K-map representation and simplification of logic functions using K- map, Minimization of logical functions, Don't care conditions, Multiplexer, De-Multiplexer | 23.02.2024 | 05.03.2024 | 12 |
| 3. | UNIT-III: Combinational Circuits-II: Adders, Subtractors, Carry look ahead adder, Digital comparator, Parity checker/generator, Code converters, Priority encoders, Decoders/Drivers for display devices, Q-M method of function realization. | 06.03.2024 | 24.03.2024 | 19 |
| 4. | UNIT-IV: Sequential Circuits: Introduction to flip-flops, SR, JK, T and D type's flip-flops, Shift registers, Conversion of flip-flops, Ring counter, Ripple (Asynchronous) counters, Synchronous counter | 19.03.2024 | 12.04.2024 | 19 |
| 5. | UNIT-V: Semiconductor Memories and Programmable Logic Devices: Memory organization and operation, expanding memory size, classification and characteristics of memories, sequential memory, read-only memory (ROM), ROM types, Read and write memory (RAM) types, Programmable logic array, Programmable array logic, Field Programmable Gate Array (FPGA). | 13.04.2024 | 26.04.2024 | 14 |

Total No. of Instructional periods available for the course: 73 Hours

Department of Electrical & Electronics Engineering
SCHEDULE OF INSTRUCTIONS - COURSE PLAN

| Unit No. | Less on No. | Date | No. of | Topics / Sub-Topics | Objectives & | References (Textbook, Journal) |
|----------|-------------|------|--|---------------------|--|-----------------------------------|
| | | | Periods | | Outcomes | |
| | | | | | Nos. | |
| 1 | 02-05-24 | 1 | UNIT-I: Fundamentals of Digital Systems and Logic Families introduction | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 2 | 02-06-24 | 1 | Digital signals | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 3 | 02-07-24 | 1 | Digital circuits | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 4 | 02-08-24 | 1 | AND, OR, NOT gate operations | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 5 | 02-09-24 | 1 | NAND, NOR operations | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 6 | 02-10-24 | 1 | Exclusive-OR operations | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 7 | 02-11-24 | 1 | Numerical problems | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 8 | 02-12-24 | 1 | Numerical problems | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 9 | 02-13-24 | 1 | Boolean algebra, | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 10 | 02-14-24 | 1 | Examples of IC gates | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 11 | 02-15-24 | 1 | Examples of IC gates | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 12 | 02-16-24 | 1 | Signed binary | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 13 | 02-17-24 | 1 | Octal hexadecimal number | 1 1 | "Digital logic and Computer design"- M. Mano, | |
| 14 | 02-18-24 | 1 | Binary arithmetic | 1 | "Digital logic and | |

Department of Electrical & Electronics Engineering

| | | | | | |
|----|----------|---|---|--------|---|
| | | | | 1 | Computer design"- M. Mano, |
| 15 | 02-19-24 | 1 | One's and Two's complements arithmetic | 1 1 | "Digital logic and Computer design"- M. Mano, |
| 16 | 02-20-24 | 1 | One's and Two's complements arithmetic | 1 1 | "Digital logic and Computer design"- M. Mano, |
| 17 | 02-21-24 | 1 | Numarical problems | 1 1 | "Digital logic and Computer design"- M. Mano, |
| 18 | 02-22-24 | 1 | Numarical problems | 1 1 | "Digital logic and Computer design"- M. Mano, |
| 19 | 02-23-24 | 1 | UNIT-II: Combinational Circuits-I: | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 20 | 02-24-24 | 1 | Standard representation for logic functions | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 21 | 02-25-24 | 1 | K-map representation | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 22 | 02-26-24 | 1 | simplification of logic functions using K- map | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 23 | 02-27-24 | 1 | Numarical problems | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 24 | 02-28-24 | 1 | Numarical problems | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 25 | 02-29-24 | 1 | Minimization of logical functions | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 26 | 03-01-24 | 1 | Numarical problems | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 27 | 03-02-24 | 1 | Don't care conditions | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 28 | 03-03-24 | 1 | Numarical problems | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 29 | 03-04-24 | 1 | Multiplexer | 2 2 | "Digital logic and Computer design"- M. Mano, |
| 30 | 03-05-24 | 1 | De-Multiplexer | 2 | "Digital logic and |

Department of Electrical & Electronics Engineering

| | | | | | |
|----|----------|---|--------------------------------------|--------|---|
| | | | | 2 | Computer design"- M. Mano, |
| 31 | 03-06-24 | 1 | UNIT-III: Combinational Circuits-II: | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 32 | 03-07-24 | 1 | Adders | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 33 | 03-08-24 | 1 | Subtractors | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 34 | 03-09-24 | 1 | Carry look ahead adder | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 35 | 03-10-24 | 1 | Digital comparator | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 36 | 03-11-24 | 1 | Parity checker/generator | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 37 | 03-12-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 38 | 03-13-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 39 | 03-14-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 40 | 03-15-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 41 | 03-16-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 42 | 03-17-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 43 | 03-18-24 | 1 | Numerical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 44 | 03-19-24 | 1 | Code converters | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 45 | 03-20-24 | 1 | Priority encoders | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 46 | 03-21-24 | 1 | Numerical problems | 3 | "Digital logic and |

Department of Electrical & Electronics Engineering

| | | | | | |
|----|----------|---|--------------------------------------|--------|---|
| | | | | 3 | Computer design"- M. Mano, |
| 47 | 03-22-24 | 1 | Decoders/Drivers for display devices | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 48 | 03-23-24 | 1 | Q-M method of function realization. | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 49 | 03-24-24 | 1 | Numarical problems | 3 3 | "Digital logic and Computer design"- M. Mano, |
| 50 | 03-25-24 | 1 | UNIT-IV: Sequential Circuits: | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 51 | 03-26-24 | 1 | Introduction to flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 52 | 03-27-24 | 1 | JK, type flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 53 | 03-28-24 | 1 | T type flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 54 | 03-29-24 | 1 | D type flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 55 | 03-30-24 | 1 | Numarical problems | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 56 | 03-31-24 | 1 | Numarical problems | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 57 | 04-01-24 | 1 | Numarical problems | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 58 | 04-02-24 | 1 | Shift registers | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 59 | 04-03-24 | 1 | Conversion of flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 60 | 04-04-24 | 1 | Conversion of flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 61 | 04-05-24 | 1 | Conversion of flip-flops | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 62 | 04-06-24 | 1 | Conversion of flip-flops | 4 | "Digital logic and |

Department of Electrical & Electronics Engineering

| | | | | | |
|----|----------|---|---|--------|---|
| | | | | 4 | Computer design"- M. Mano, |
| 63 | 04-07-24 | 1 | Ring counter | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 64 | 04-08-24 | 1 | Ripple (Asynchronous) counters | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 65 | 04-09-24 | 1 | Synchronous counters | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 66 | 04-10-24 | 1 | Numarical problems | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 67 | 04-11-24 | 1 | Numarical problems | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 68 | 04-12-24 | 1 | Numarical problems | 4 4 | "Digital logic and Computer design"- M. Mano, |
| 69 | 04-13-24 | 1 | UNIT-V: Semiconductor Memories and Programmable Logic Devices: | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 70 | 04-14-24 | 1 | Memory organization operation, | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 71 | 04-15-24 | 1 | expanding memory size | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 72 | 04-16-24 | 1 | classification and characteristics of memories | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 73 | 04-17-24 | 1 | sequential memory, | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 74 | 04-18-24 | 1 | read-only memory (ROM) | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 75 | 04-19-24 | 1 | ROM types | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 76 | 04-20-24 | 1 | Read and write memory (RAM) types | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 77 | 04-21-24 | 1 | Programmable logic array | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 78 | 04-22-24 | 1 | Programmable logic array | 5 | "Digital logic and |

Department of Electrical & Electronics Engineering

| | | | | | |
|----|----------|---|--|--------|---|
| | | | | 5 | Computer design"- M. Mano, |
| 79 | 04-23-24 | 1 | Numarical problems | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 80 | 04-24-24 | 1 | Numarical problems | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 81 | 04-25-24 | 1 | Field Programmable Gate Array (FPGA). | 5 5 | "Digital logic and Computer design"- M. Mano, |
| 82 | 04-26-24 | 1 | Numarical problems | 5 5 | "Digital logic and Computer design"- M. Mano, |

Signature of HOD

Signature of faculty

Date:

Date:

Note:

1. Ensure that all topics specified in the course are mentioned.
2. Additional topics covered, if any, may also be specified in bold.
3. Mention the corresponding course objective and outcome numbers against each topic.

Department of Electrical & Electronics Engineering

| Unit No. | Lesson No. | Date | DAY | Topics / Sub-Topics |
|----------|------------|----------|-----|--|
| | 1 | 02-05-24 | MON | UNIT-I: Fundamentals of Digital Systems and Logic Families introduction |
| | 2 | 02-06-24 | TUE | Digital signals |
| | 3 | 02-07-24 | WED | Digital circuits |
| | 4 | 02-08-24 | THU | AND, OR, NOT gate operations |
| | 5 | 02-09-24 | FRI | NAND, NOR operations |
| | 6 | 02-10-24 | MON | Exclusive-OR operations |
| | 7 | 02-11-24 | TUE | Numerical problems |
| | 8 | 02-12-24 | WED | Numerical problems |
| | 9 | 02-13-24 | THU | Boolean algebra, |
| | 10 | 02-14-24 | FRI | Examples of IC gates |
| | 11 | 02-15-24 | SAT | Examples of IC gates |
| | 12 | 02-16-24 | MON | Signed binary |
| | 13 | 02-17-24 | TUE | Octal hexadecimal number |
| | 14 | 02-18-24 | WED | Binary arithmetic |
| | 15 | 02-19-24 | THU | One's and Two's complements arithmetic |
| | 16 | 02-20-24 | FRI | One's and Two's complements arithmetic |
| | 17 | 02-21-24 | SAT | Numerical problems |
| | 18 | 02-22-24 | MON | Numerical problems |
| | 19 | 02-23-24 | TUE | UNIT-II: Combinational Circuits-I: |
| | 20 | 02-24-24 | WED | Standard representation for logic functions |
| | 21 | 02-25-24 | THU | K-map representation |
| | 22 | 02-26-24 | FRI | simplification of logic functions using K- map |
| | 23 | 02-27-24 | SAT | Numerical problems |
| | 24 | 02-28-24 | MON | Numerical problems |
| | 25 | 02-29-24 | TUE | Minimization of logical functions |

Department of Electrical & Electronics Engineering

| | | | |
|----|----------|-----|--------------------------------------|
| 26 | 03-01-24 | WED | Numarical problems |
| 27 | 03-02-24 | THU | Don't care conditions |
| 28 | 03-03-24 | MON | Numarical problems |
| 29 | 03-04-24 | TUE | Multiplexer |
| 30 | 03-05-24 | WED | De-Multiplexer |
| 31 | 03-06-24 | THU | UNIT-III: Combinational Circuits-II: |
| 32 | 03-07-24 | FRI | Adders |
| 33 | 03-08-24 | SAT | Subtractors |
| 34 | 03-09-24 | MON | Carry look ahead adder |
| 35 | 03-10-24 | TUE | Digital comparator |
| 36 | 03-11-24 | WED | Parity checker/generator |
| 37 | 03-12-24 | THU | Numarical problems |
| 38 | 03-13-24 | FRI | Numarical problems |
| 39 | 03-14-24 | SAT | Numarical problems |
| 40 | 03-15-24 | TUE | Numarical problems |
| 41 | 03-16-24 | WED | Numarical problems |
| 42 | 03-17-24 | THU | Numarical problems |
| 43 | 03-18-24 | SAT | Numarical problems |
| 44 | 03-19-24 | THU | Code converters |
| 45 | 03-20-24 | SAT | Priority encoders |
| 46 | 03-21-24 | MON | Numarical problems |
| 47 | 03-22-24 | WED | Decoders/Drivers for display devices |
| 48 | 03-23-24 | MON | Q-M method of function realization. |
| 49 | 03-24-24 | TUE | Numarical problems |
| 50 | 03-25-24 | THU | UNIT-IV: Sequential Circuits: |
| 51 | 03-26-24 | FRI | Introduction to flip-flops |
| 52 | 03-27-24 | MON | JK, type flip-flops |
| 53 | 03-28-24 | TUE | T type flip-flops |
| 54 | 03-29-24 | WED | D type flip-flops |
| 55 | 03-30-24 | THU | Numarical problems |
| 56 | 03-31-24 | FRI | Numarical problems |
| 57 | 04-01-24 | SAT | Numarical problems |
| 58 | 04-02-24 | MON | Shift registers |
| 59 | 04-03-24 | TUE | Conversion of flip-flops |
| 60 | 04-04-24 | WED | Conversion of flip-flops |
| 61 | 04-05-24 | THU | Conversion of flip-flops |
| 62 | 04-06-24 | FRI | Conversion of flip-flops |

Department of Electrical & Electronics Engineering

| | | | |
|----|----------|-----|--|
| 63 | 04-07-24 | SAT | Ring counter |
| 64 | 04-08-24 | MON | Ripple (Asynchronous) counters |
| 65 | 04-09-24 | TUE | Synchronous counters |
| 66 | 04-10-24 | WED | Numerical problems |
| 67 | 04-11-24 | THU | Numerical problems |
| 68 | 04-12-24 | FRI | Numerical problems |
| 69 | 04-13-24 | MON | UNIT-V: Semiconductor Memories and Programmable Logic Devices: |
| 70 | 04-14-24 | TUE | Memory organization operation, |
| 71 | 04-15-24 | WED | expanding memory size |
| 72 | 04-16-24 | THU | classification and characteristics of memories |
| 73 | 04-17-24 | FRI | sequential memory, |
| 74 | 04-18-24 | SAT | read-only memory (ROM) |
| 75 | 04-19-24 | MON | ROM types |
| 76 | 04-20-24 | TUE | Read and write memory (RAM) types |
| 77 | 04-21-24 | WED | Programmable logic array |
| 78 | 04-22-24 | THU | Programmable logic array |
| 79 | 04-23-24 | FRI | Numerical problems |
| 80 | 04-24-24 | MON | Numerical problems |
| 81 | 04-25-24 | TUE | Field Programmable Gate Array (FPGA). |
| 82 | 04-26-24 | WED | Numerical problems |

Signature of HOD

Signature of faculty

Date:

Date:

Note:

4. Ensure that all topics specified in the course are mentioned.
5. Additional topics covered, if any, may also be specified in bold.
6. Mention the corresponding course objective and outcome numbers against each topic.

Department of Electrical & Electronics Engineering**ASSIGNMENT – 1**

This Assignment corresponds to Unit No. 1

| Question No. | Question | Objective No. | Outcome No. |
|--------------|--|---------------|-------------|
| 1 | (i) Convert $(A0F90EBA)_{16}$ to equivalent octal, decimal and binary values. (ii) Perform Excess-3 addition of $(8)_{10}$ and $(6)_{10}$ | 1 | 1 |
| 2 | Discuss about logic gates. | 1 | 1 |

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering**ASSIGNMENT – 2**

This Assignment corresponds to Unit No. 2

| Question No. | Question | Objective No. | Outcome No. |
|--------------|--|---------------|-------------|
| 1 | Simplify the following expression using K-Map $F(A,B,C,D)=\sum m(0,8,6,13,14)+ \sum d(2,4,10)$. | 2 | 2 |
| 2 | Minimize the expression using K-Map $F(A,B,C,D)=\pi M(0,2,3,8,9,12,13,15)$ $F(A,B,C,D))=\sum m(1,3,7,11,15)+ \sum d(0,2,5)$. | 2 | 2 |

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering**ASSIGNMENT – 3**

This Assignment corresponds to Unit No. 3

| Question No. | Question | Objective No. | Outcome No. |
|--------------|--|---------------|-------------|
| 1 | Explain about binary adder - subtractor circuit with example. | 3 | 3 |
| 2 | Define circuit and combinational circuit and sequential circuit and compare combinational sequential circuits. | 3 | 3 |

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering**ASSIGNMENT – 4**

This Assignment corresponds to Unit No. 4

| Question No. | Question | Objective No. | Outcome No. |
|--------------|--|---------------|-------------|
| 1 | Explain the operation of JK master slave flip-Flop. Explain its truth table. | 4 | 4 |
| 2 | Discuss registers and counters | 4 | 4 |

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering**ASSIGNMENT – 5**

This Assignment corresponds to Unit No. 5

| Question No. | Question | Objective No. | Outcome No. |
|--------------|--|---------------|-------------|
| 1 | Define main memory, RAM, ROM, and types of ROM. | 4 | 4 |
| 2 | Discuss about Auxiliary memory & Associative memory. | 4 | 4 |

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

TUTORIAL – 1

This tutorial corresponds to Unit No. 1 (Objective Nos.: 1, Outcome Nos.: 1)

Q1. Any signed negative binary number is recognised by its _____

- a) MSB
- b) LSB
- c) Byte
- d) Nibble

Q2. The parameter through which 16 distinct values can be represented is known as _____

- a) Bit
- b) Byte
- c) Word
- d) Nibble

Q3. If the decimal number is a fraction then its binary equivalent is obtained by _____ the number continuously by 2.

- a) Dividing
- b) Multiplying
- c) Adding
- d) Subtracting

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

TUTORIAL – 2

This tutorial corresponds to Unit No. 2 (Objective Nos.: 2, Outcome Nos.: 2)

Q1 The terms in SOP are called _____

- a) max terms
- b) min terms**
- c) mid terms
- d) sum terms

Q2. Which operation is shown in the following expression: $(X+Y).(X+Z).(Z+Y)$

- a) NOR
- b) ExOR
- c) SOP
- d) POS**

Q3. The expression $Y=AB+BC+AC$ shows the _____ operation.

- a) EX-OR
- b) SOP**
- c) POS
- d) NOR

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

TUTORIAL SHEET – 3

This tutorial corresponds to Unit No. 3 (Objective Nos.: 3, Outcome Nos.: 3)

Q1. The basic building blocks of the arithmetic unit in a digital computers are _____

- a) Subtractors
- b) Adders
- c) Multiplexer
- d) Comparator

Q2. A digital system consists of _____ types of circuits.

- a) 2
- b) 3
- c) 4
- d) 5

Q3. In a combinational circuit, the output at any time depends only on the _____ at that time.

- a) Voltage
- b) Intermediate values
- c) Input values
- d) Clock pulses

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

TUTORIAL – 4

This tutorial corresponds to Unit No. 4 (Objective Nos.: 3, Outcome Nos.: 3)

Q1. A latch is an example of a

- a) Monostable multivibrator
- b) Astable multivibrator
- c) Bistable multivibrator
- d) None of the Mentione

Q 2.The NAND latch works when both inputs are

- a) 1
- b) 0
- c) Inverted
- d) Don't cares

Q 3.The truth table for an S-R flip-flop has how many VALID entries?

- a) 1
- b) 2
- c) 3
- d) 4

Signature of HOD

Date:

Signature of faculty

Date:

Department of Electrical & Electronics Engineering

TUTORIAL SHEET – 5

This tutorial corresponds to Unit No. 5 (Objective Nos.: 5, Outcome Nos.: 5)

Q1. Which of the following memories are non volatile memories

- A. PROM
- B. Ferrite core memory
- C. None of the above
- D. ROM

2. The access time of bipolar RAM is of the order of

- A. 20 micro sec
- B. 20 milli sec
- C. 20 sec
- D. 20 nSec

3. The access time of MOS RAM is of the order of

- A. 1 micro sec
- B. 1 milli sec
- C. 1 sec
- D. 1 nano sec

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

EVALUATION STRATEGY

Target (s)

- a. Percentage of Pass : 95%

Assessment Method (s) (Maximum Marks for evaluation are defined in the Academic Regulations)

- a. Assignments
- b. Online Quiz (or) Seminars
- c. Continuous Internal Assessment
- d. Semester / End Examination

List out any new topic(s) or any innovation you would like to introduce in teaching the subjects in this semester

Case Study of any one existing application

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering**COURSE COMPLETION STATUS**

Actual Date of Completion & Remarks if any

| Units | Remarks | Objective No. Achieved | Outcome No. Achieved |
|--------------|-------------------------|-------------------------------|-----------------------------|
| Unit 1 | completed on 28.10.2022 | 1 | 1 |
| Unit 2 | completed on 21.11.2022 | 2 | 2 |
| Unit 3 | completed on 16.12.2022 | 3 | 3 |
| Unit 4 | completed on 12.01.2023 | 4 | 4 |
| Unit 5 | completed on 06.02.2023 | 5 | 5 |

Signature of HOD

Signature of faculty

Date:

Date:

Department of Electrical & Electronics Engineering

Mappings

1. Course Objectives-Course Outcomes Relationship Matrix

(Indicate the relationships by mark "X")

| Course-Objectives \ Course-Outcomes | 1 | 2 | 3 | 4 | 5 |
|-------------------------------------|---|---|---|---|---|
| 1 | H | | M | | |
| 2 | | H | | | |
| 3 | | | H | | |
| 4 | | | | H | |
| 5 | | | | | H |

2. Course Outcomes-Program Outcomes (POs) & PSOs Relationship Matrix

3.

| CO'S \ PO'S | PO 1 | PO 2 | PO 3 | PO 4 | PO 5 | PO 6 | PO 7 | PO 8 | PO 9 | PO 10 | PO 11 | PO 12 |
|-------------|------|------|------|------|------|------|------|------|------|-------|-------|-------|
| CO 1 | M | M | H | H | L | M | H | H | L | L | L | L |
| CO 2 | M | M | L | M | H | L | M | M | M | L | L | L |
| CO 3 | H | M | M | M | M | M | M | L | L | L | L | L |
| CO 4 | H | M | M | H | H | M | H | M | M | L | M | L |
| CO 5 | M | H | M | M | M | L | M | L | M | L | H | L |

H-High; M-Moderate; L-Low

Department of Electrical & Electronics Engineering
Rubric for Evaluation

| Performance Criteria | Unsatisfactory | Developing | Satisfactory | Exemplary |
|---|--|---|---|---|
| | 1 | 2 | 3 | 4 |
| <i>Research & Gather Information</i> | Does not collect any information that relates to the topic | Collects very little information some relates to the topic | Collects some basic Information most relates to the topic | Collects a great deal of Information all relates to the topic |
| <i>Fulfill team role's duty</i> | Does not perform any duties of assigned team role. | Performs very little duties. | Performs nearly all duties. | Performs all duties of assigned team role. |
| <i>Share Equally</i> | Always relies on others to do the work. | Rarely does the assigned work - often needs reminding. | Usually does the assigned work - rarely needs reminding. | Always does the assigned work without having to be reminded |
| <i>Listen to other team mates</i> | Is always talking— never allows anyone else to speak. | Usually doing most of the talking-- rarely allows others to speak | Listens, but sometimes talks too much. | Listens and speaks a fair amount. |



II B.TECH IV SEMESTER I MID EXAMINATIONS - APRIL 2024

Branch : B.Tech. (EEE)

Date : 02 - Apr - 2024 AN

Subject : Digital Electronics, EE404PC

Max. Marks: 30

Time: 120 Minutes

PART - A

ANSWER ALL QUESTIONS

10 X 1 M = 10 M

| Q.No | Question | CO | BTL |
|------|---|-----|-----|
| 1. | The 1's complement of a binary number is obtained by changing () (A). Each 1 to a 0 (B). Each 0 to 1 (C). Each 1 to 0 and each 0 to 1 (D). None of the Above | CO1 | L1 |
| 2. | Which gate is known as the universal gate? () (A). NAND (B). OR (C). AND (D). None of the Above | CO1 | L1 |
| 3. | _____ is an example of identity law () (A). $a+0=0+a=a$ (B). $1+a=a+1=1$ (C). $ab=ba$ (D). $a+(b+c)=(a+b)+c$ | CO1 | L2 |
| 4. | The Base of the hexadecimal number systems is () (A). 6 (B). 8 (C). 16 (D). 10 | CO1 | L1 |
| 5. | When designing a circuit to emulate a truth table, both Product-of-Sums (POS) expressions and Sum-of-Products (SOP) expressions can be derived from? () (A). k-map (B). NAND gate (C). NOR gate (D). X-NOR gate | CO2 | L1 |
| 6. | Which of the following gates is equivalent to a NOT gate followed by an OR gate? () (A). NAND (B). NOR (C). AND (D). XOR | CO2 | L2 |
| 7. | Which of the following expressions is NOT equivalent to the other three? () (A). $A(B+C)$ (B). $(AB)+(AC)$ (C). $A+(BC)$ (D). $(A+B)(A+C)$ | CO2 | L3 |
| 8. | What is a minterm? () (A). A product of literals where each variable appears exactly once (B). A sum of literals where each variable appears exactly once (C). A term with minimum literals in a Boolean expression (D). A term with maximum literals in a Boolean expression | CO2 | L2 |
| 9. | How many two-input AND and OR gates are required to realize $Y=CD+EF+G$ () (A). 2,2. (B). 2,3. (C). 3,3. (D). none of these. | CO3 | L1 |
| 10. | The simplified expression of full adder carry is () (A). $c=xy+xz+yz$ (B). $c=xy+xz$ (C). $c=xy+yz$ (D). $c=x+y+z$ | CO3 | L2 |

PART - B

ANSWER ANY FOUR

4 X 5 M = 20 M

| Q.No | Question | CO | BTL |
|------|--|-----|-----|
| 11. | Draw the logic symbols and construct the truth table for all the Gates? | CO1 | L2 |
| 12. | Find i) (A6)16 to ()10, ii) (35.45)10 to ()8 iii) (3250-7253) using 10's complement iv) (110101)2 to ()gray | CO1 | L3 |
| 13. | Design a 4-bit binary to BCD converter | CO2 | L3 |
| 14. | Simplify the following boolean function by using a Tabular Method $F(A,B,C,D) = m(0,2,3,6,7,8,10,12,13)$ | CO2 | L3 |

- | | | | |
|-----|---|-----|----|
| 15. | Explain half Subtractor and full Subtracto and design them using NAND gates | CO3 | L3 |
| 16. | Explain half adder and full adder and design them using NAND gates | CO3 | L2 |

U B.TECH IV SEMESTER II MID EXAMINATIONS - JUNE 2024

Branch : B.Tech. (EEE)

Max. Marks : 30M

Date : 19-Jun-2024 Session : Afternoon

Time : 120 Min

Subject : Digital Electronics,EE404PC

PART - A

ANSWER ALL THE QUESTIONS

10 X 1M = 10M

| Q.No | Question | | CO | BTL |
|------|---|-----|-----|-----|
| 1. | An encoder generates ___ type code on each input? (A). Hexa (B). Binary (C). Octal (D). ASCII | () | CO3 | L1 |
| 2. | In which one of the following logic circuits the feedback loop is not present? (A). Sequential logic circuit (B). Combinational logic circuit (C). Both a and b (D). None of the above | () | CO3 | L1 |
| 3. | When both set and reset are disabled in S-R flip flop then the output will be _____. (A). Set (B). Reset (C). No change (D). Indeterminate | () | CO4 | L2 |
| 4. | The no-change conditions occur when _____ in JK flip flop (A). J=1, K=1 (B). J=0, K=0 (C). J=1, K=0 (D). J=0, K=1 | () | CO4 | L2 |
| 5. | The flip flop requires _____. (A). More number of gates (B). More power (C). Both a and b (D). None of the above | () | CO4 | L2 |
| 6. | When toggle condition occurs in JK flip flop? (A). J=1, K=1 (B). J=0, K=0 (C). J=1, K=0 (D). J=0, K=1 | () | CO4 | L1 |
| 7. | Periodic re-charging of the memory cells at regular interval of 3 to 8 millisecond is required in a (A). ROM (B). Static RAM (C). Dynamic RAM (D). PLA | () | CO5 | L2 |
| 8. | A RAM is _____ (A). Non-volatile memory (B). Only static memory (C). Only dynamic memory (D). Volatile and either static or dynamic memory | () | CO5 | L1 |
| 9. | The memory in which the stored data is lost, when power is switched off is (A). ROM (B). Ferrite core memory (C). RAM (D). PROM | () | CO5 | L1 |
| 10. | The power consumption of the dynamic RAM is _____ (A). More than that of the static RAM (B). Equal to that of the static RAM (C). Less than that of the static RAM (D). Zero | () | CO5 | L1 |

PART - B

ANSWER ANY FOUR

4 X 5M = 20M

| Q.No | Question | | CO | BTL |
|------|--|--|-----|-----|
| 11. | Simplify the following boolean function by using Quine Mc-Cluskey method. $F(A,B,C,D) = m(0,2,3,6,7,8,10,12,13)$ | | CO3 | L2 |
| 12. | Explain decoder and Explain operation of 3 X 8 decoder with necessary diagrams. | | CO3 | L3 |
| 13. | Explain the JK flip flop with logic diagram and truth table. | | CO4 | L3 |
| 14. | Explain Shift registers and classification of type of Shift registers | | CO4 | L2 |
| 15. | Implement the given function by using Programmable Read Only Memory $x = m(0,3,4,7)$ $y = m(1,2,5,7)$ | | CO5 | L3 |
| 16. | Explain the classification of ROM. | | CO5 | L3 |

Continuous Internal Assessment (R-22)

Programme: **BTech**

Year: **II**

Course: **Theory**

A.Y: **2023-24**

Course: Digital electronic

Section:

Faculty Name: M.Srinu

| S. No | Roll No | MID-I (35M) | MID-II (35M) | Avg. of MID I & II | Viva-Voce/Poster Presentation (5M) | Total Marks (40) |
|-------|------------|----------------|-----------------|-----------------------|--|---------------------|
| 1 | 22C11A0201 | 28 | 27 | 28 | 5 | 33 |
| 2 | 22C11A0202 | 33 | 30 | 32 | 5 | 37 |
| 3 | 22C11A0203 | 26 | 25 | 26 | 5 | 31 |
| 4 | 22C11A0204 | 25 | 24 | 25 | 5 | 30 |
| 5 | 22C11A0205 | 27 | 27 | 27 | 5 | 32 |
| 6 | 22C11A0206 | 25 | 25 | 25 | 5 | 30 |
| 7 | 22C11A0207 | 31 | 34 | 33 | 5 | 38 |
| 8 | 22C11A0208 | 28 | 31 | 30 | 5 | 35 |
| 9 | 23C15A0201 | 27 | 24 | 26 | 5 | 31 |
| 10 | 23C15A0202 | 25 | 24 | 25 | 5 | 30 |
| 11 | 23C15A0203 | 31 | 27 | 29 | 5 | 34 |
| 12 | 23C15A0204 | 34 | 31 | 33 | 5 | 38 |
| 13 | 23C15A0205 | 28 | 30 | 29 | 5 | 34 |
| 14 | 23C15A0206 | 30 | 32 | 31 | 5 | 36 |
| 15 | 23C15A0207 | 30 | 30 | 30 | 5 | 35 |
| 16 | 23C15A0208 | 25 | 25 | 25 | 5 | 30 |
| 17 | 23C15A0209 | 25 | 32 | 29 | 5 | 34 |
| 18 | 23C15A0210 | 31 | 30 | 31 | 5 | 36 |
| 19 | 23C15A0211 | 25 | 26 | 26 | 5 | 31 |
| 20 | 23C15A0212 | 32 | 31 | 32 | 5 | 37 |
| 21 | 23C15A0213 | 33 | 25 | 29 | 5 | 34 |

No. of Absentees: 00

Total Strength: 21

Signature of Faculty

:


Signature of HoD

| | | | | | |
|------------------------------|---------|--------|--|-------------------------------|------------------|
| Program | | | YEAR | SEMESTER | MID EXAMINATION |
| B.Tech. ✓ | M.Tech. | M.B.A. | II nd | II nd | II nd |
| HALL TICKET NO. | | | Regulation: R22 | Branch or Specialization: EEE | |
| 2 | 3 | 0 | Signature of Student: S. Jayanth | | |
| 1 | 5 | A | Signature of invigilator with date: S. Srinivas 19/06/24 | | |
| 0 | 2 | 0 | Signature of the Evaluator: [Signature] | | |
| 5 | | | | | |
| Course: Digital Electronics. | | | | | |
| Q.No. and Marks Awarded | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 |
| 7 | 8 | 9 | 10 | 11 | |
| | | | | | |
| | | | | | |
| | | | Maximum Marks | 30 | Marks Obtained |
| | | | | | 25 |

(Start Writing From Here)

PART-A

- 1 (B) ✓
- 2 (A) ✓
- 3 (C) ✓
- 4 (B) ✓
- 5 (A) ✓
- 6 (A) ✓
- 7 (C) ✓
- 8 (B) ✓
- 9 (C) ✓
- 10 (A) ✓



PART-B

11. Given function is $F(A,B,C,D) = m(0,2,3,6,7,8,10,12,13)$
Step 1: list all the arrangement order.

| minterms. | Binary |
|-----------|--------|
| m_0 | 0000 |
| m_2 | 0010 |
| m_3 | 0011 |
| m_6 | 0110 |
| m_7 | 0111 |
| m_8 | 1000 |
| m_{10} | 1010 |
| m_{12} | 1100 |
| m_{13} | 1101 |

Step 2: arrange all in one's position.

| minterms | Binary |
|----------|--------|
| m_0 | 0000 |
| m_2 | 0010 |
| m_8 | 1000 |
| m_3 | 0011 |
| m_6 | 0110 |
| m_{10} | 1010 |
| m_{12} | 1100 |
| m_7 | 0111 |
| m_{13} | 1101 |

Step 3: Difference the number with minterms

| minterms | Binary |
|------------|--------|
| m_0, m_2 | 00-0 ✓ |
| m_0, m_8 | -000 ✓ |
| m_2, m_3 | 001- ✓ |
| m_2, m_6 | 0-10 ✓ |

| | |
|--|--|
| | |
| | |
| | |
| | |

| | |
|---------------|-------|
| m_8, m_{10} | 10-0✓ |
| m_8, m_{12} | 1-00 |
| m_2, m_{10} | 0-11✓ |
| m_6, m_{10} | 011-✓ |
| m_2, m_{13} | 110- |

Step A: Difference the - in the no. of place cancel on 1 order.

| min terms | Binary |
|--|-----------------|
| m_0, m_2, m_8, m_{10} | -0-0 |
| m_0, m_4, m_2, m_{10} | -0-0 |
| m_2, m_6, m_8, m_{10} | 0-11 |
| m_2, m_6, m_{10}, m_{13} | 0-1- |

Steps: write the remaining numbers and calculate and write logic numbers.

| min terms | Binary | |
|--|-----------------|---|
| m_8, m_{12} | 1-00 | $\rightarrow A\bar{C}\bar{D}$ |
| m_{12}, m_{13} | 110- | $\rightarrow AB\bar{C}$ |
| m_0, m_2, m_8, m_{10} | -0-0 | $\rightarrow \bar{B}\bar{D}$ |
| m_2, m_6, m_{10}, m_{13} | 0-1- | $\rightarrow \bar{A}C$ |

| Input | m_0 | m_2 | m_4 | m_6 | m_8 | m_{10} | m_{12} | m_{13} |
|-----------------------------|-------|-------|-------|-------|-------|----------|----------|----------|
| $A\bar{C}\bar{D}$ (8,12) | | | | | | | ⊙ | |
| $AB\bar{C}$ (12,13) | | | | | | | ⊙ | ⊙ |
| $\bar{B}\bar{D}$ (0,2,8,10) | ⊙ | ⊙ | | | | ⊙ | | |
| $\bar{A}C$ (2,3,6,7) | | ⊙ | ⊙ | | ⊙ | ⊙ | | |

3x8 decoder




Fig: 3x8 decoder


when we give the 3 inputs output should be "1" Ex: 000 and the Y_7 should get "1".
The operation shown in truth table.

Truth Table:

| S_2 | S_1 | S_0 | Y_7 | Y_6 | Y_5 | Y_4 | Y_3 | Y_2 | Y_1 | Y_0 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

This is the logic truth table for the decoder and the using the truth table following logic diagram constructed.

- The Inputs $000 = \bar{S}_2 \bar{S}_1 \bar{S}_0$
- $001 = \bar{S}_2 \bar{S}_1 S_0$
- $010 = \bar{S}_2 S_1 \bar{S}_0$
- $011 = \bar{S}_2 S_1 S_0$
- $100 = S_2 \bar{S}_1 \bar{S}_0$
- $101 = S_2 \bar{S}_1 S_0$
- $110 = S_2 S_1 \bar{S}_0$
- $111 = S_2 S_1 S_0$



Engineering Engineers





fig: logic diagram of JK flip flop

When the clock is 0 initial value gates are 0 no change. and when clock pulse applied 1 no change will occur. when clock pulse applied and $J=1$ also applied $J=1$ there will be change $Q = Q_{n+1}$ and o/p is set. and when clock pulse applied $K=1$ $J=0$ there is change $Q = \overline{Q_{n+1}}$ and o/p is reset.

Truth table

| S.No | CLK | J | K | Q_{n+1} | Status. |
|------|-----|---|---|----------------------|---------|
| 1 | 0 | x | x | Q_n | No. |
| 2 | 1 | x | x | Q_n | No. |
| 3 | 1 | 1 | 0 | Q_{n+1} | Set |
| 4 | 1 | 0 | 1 | $\overline{Q_{n+1}}$ | Reset |
| 5 | 1 | 1 | 1 | $\overline{Q_n}$ | Toggle. |

when the clock pulse applied and also $J=1$ $K=1$ there is action Toggle output is $\overline{Q_n}$.



1A) shift registers.

There are two types of shift registers.

- 1) Right shift register
- 2) Left shift register

1) Right shift register.




Fig: Right shift register.

When we binary numbers to the first flipflop is (1111)

→ The Binary numbers 1 is first enters the

If F_3 is 1 and the output is (1000)
 → And F_3 will transmit to the next flip flop, and
 the output is (0100)
 It will continue the operation until to last
 flip flop.

Left shift registers:




Fig: Left shift registers.

When we apply the binary numbers
 from the F_0 and the binary number is (1111)

→ The binary number 1 is enter in F_0 and
 the output (0001).
 → And F_0 will transmit to the next flip flop
 and the output is (0010)
 It will continue the operation until to
 last flip flop.

Register: A group flip flops is called Register.
flip flop: which can store the binary number
 is called flip flop.

| | | | | | | | | | | |
|-----------------------------|---------|--------|---|-------------------------------|-----------------|----|---|---|----|----|
| Program | | | YEAR | SEMESTER | MID EXAMINATION | | | | | |
| B.Tech. | M.Tech. | M.B.A. | II | II | II | | | | | |
| HALL TICKET NO. | | | Regulation: P22 | Branch or Specialization: EEE | | | | | | |
| 2 3 c 1 5 A 0 2 0 8 | | | Signature of Student: Nikhil M | | | | | | | |
| Course: Digital Electronics | | | Signature of invigilator with date: [Signature] | | | | | | | |
| Q.No. and Marks Awarded | | | Signature of the Evaluator: [Signature] | | | | | | | |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| | | | | | | | | | | |
| | | | Maximum Marks | 30 | Marks Obtained | 20 | | | | |

(Start Writing From Here)

1. simplify the following boolean function by using Quine mc-cluskey $F(A, B, C, D) = m.(0, 2, 3, 6, 7, 8, 10, 12, 13)$.

0000-0

Step-1

0010-2

group 1: 0000-0

Step 2:

0011-3

g 2: 0010-2

000-0 = 1, 2

0110-6

1000-8

001- = 2, 3

0111-7

g 3: 0011-3

010 = 2, 10

1000-8

0110-6

10-0 = 8, 10

1010-10

1010-10

1-00 = 8, 12

1100-12

1100-12

0-11 = 3, 7

1101-13

g 4: 1101-13

011- = 6, 7

0111-7

110- = 12, 13

let the p. I step 3: 0-0 = 1, 2, 8, 10

$\bar{B}\bar{D} = 1, 2, 8, 10$

0-1 = 2, 3, 6, 7

$\bar{A}C = 2, 3, 6, 7$

2, 6, 3, 7 = 0-1-

$\bar{B}cD = 2, 10$

$A\bar{B}\bar{D} = 8, 10$

$A\bar{B}\bar{C} = 12, 13$

| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|--------------------------------|---|-----|---|-----|---|---|-----|-----|---|---|----|----|-----|-----|
| $\bar{B}\bar{D} = 1, 2, 8, 10$ | | (x) | x | | | | | | x | | x | | | |
| $\bar{A}C = 2, 3, 6, 7$ | | | x | (x) | | | (x) | (x) | | | | | | |
| $\bar{B}C\bar{D} = 2, 10$ | | | x | | | | | | | | x | | | |
| $A\bar{B}\bar{D} = 8, 10$ | | | | | | | | | x | | x | | | |
| $A\bar{B}C = 12, 13$ | | | | | | | | | | | | | (x) | (x) |

$$F = \bar{B}\bar{D} + \bar{A}C + A\bar{B}C$$


the following boolean function by using a mc-cluskey is

$$F = \bar{B}\bar{D} + \bar{A}C + A\bar{B}C$$

12. Draw plain decoder and explain operation of 3×8 decoder with necessary.

The operation of 3×8 decoder is input are S_0, S_1, S_2 and output are $D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$. In the 3×8 decoder using gate is AND gate. The AND gate input are 3 in and

Logic Subcircuit




Truth table:

| input | | | | output | | | | | | | |
|----------------|----------------|----------------|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| S ₀ | S ₁ | S ₂ | E | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

→ In the 3x8 decoder E = 0 the input are OFF

→ In the 3x8 decoder E = 1 the input are on

→ the input S₀ = 0, S₁ = 0, S₂ = 0 the output is 0



Engineering Engineers

→ If the $S_1 = 1$, $S_0 = 1$, $S_2 = 1$ the output of 3x8 decoder is D7.


→ the input are more in 3x8 decoder.

13. Explain the JK flip flop with logic diagram and truth table.

• the JK flip flop is input are 3 and output 2.

• the JK flip flop is input are J, K, clk, and output are Q, \bar{Q} .


the output of logic diagram of JK flip flop is Binary number 0, 1.



→ In the logic circuits $Q = 1$ and the $\bar{Q} = 0$.

the JK flip flop output are Q and \bar{Q} .

logic diagram:



the logic diagram of JK flip flop.

truth table:

| input | | | output | | | |
|-------|---|-----|--------|-------------------|---------|--|
| J | K | clk | Q | Q ^{next} | Comment | |
| 0 | 0 | 1 | 0 | 0 | NC | |
| 0 | 1 | 1 | 1 | 0 | NC | |
| 1 | 0 | 1 | 0 | 1 | Set | |
| 1 | 1 | 1 | 0 | 0 | Rset | |

the truth table of J'K flip flop.

1. (B)
2. (B)
3. (C)
4. (A)
5. (B)
6. (B)
7. (C)
8. (D)



ANURAG ENGINEERING COLLEGE

(An Autonomous Institution)

(Approved by AICTE, New Delhi, Affiliated to JNTUH, Hyderabad; Accredited by NAAC with A+ Grade)

Ananthagiri (V & M), Kodad, Suryapet (Dist), Telangana.

| Program | | |
|---------|---------|--------|
| B.Tech. | M.Tech. | M.B.A. |

| YEAR | SEMESTER | MID EXAMINATION |
|------|----------|-----------------|
| II | II | II |

| HALL TICKET NO. | | | | | | | | | | |
|-----------------|---|---|---|---|---|---|---|---|---|--|
| 2 | 3 | C | 1 | 5 | A | 0 | 2 | 0 | G | |

| | |
|------------------|-------------------------------|
| Regulation: R-22 | Branch or Specialization: EEE |
|------------------|-------------------------------|

Course: Digital Electronics

Signature of Student: P. Koorthik

| Q.No. and Marks Awarded | | | | | | | | | | |
|-------------------------|---|---|---|---|---|---|---|---|----|----|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| | | | | | | | | | | |

Signature of invigilator with date: [Signature]


Signature of the Evaluator: [Signature]

| | | | |
|---------------|----|----------------|----|
| Maximum Marks | 30 | Marks Obtained | 27 |
|---------------|----|----------------|----|


(Start Writing From Here)

Part-A

- 1] B
- 2] B
- 3] C
- 4] B
- 5] B (more power)
- 6] A
- 7] C
- 8] D
- 9] A



12] the operators of 2^n decoders



| E | A | B | C | Y_7 | Y_6 | Y_5 | Y_4 | Y_3 | Y_2 | Y_1 | Y_0 |
|---|---|---|---|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


The decoder is have 'n' inputs to get 2^n outputs.

Here $n=3$

$$2^n = 2^3 = 8 \text{ outputs.}$$

Here we E either 1, 0 when we apply 0 all the outputs are 0.

Logic diagram :-







15] Programmable Read Only Memory

$$X = m(0, 3, 4, 7) \quad Y = d(1, 2, 5, 7)$$

STEP-1 :-

| inputs | Binary | input | | | outputs | |
|----------------|--------|-------|---|---|---------|---|
| | | A | B | C | X | Y |
| M ₀ | 000 | 0 | 0 | 0 | 1 | 0 |
| M ₁ | 011 | 0 | 1 | 1 | 0 | 1 |
| M ₄ | 100 | 1 | 0 | 0 | 1 | 0 |
| M ₇ | 111 | 1 | 1 | 1 | 0 | 1 |
| M ₂ | | 1 | 0 | 1 | 0 | 0 |
| | | 1 | 1 | 0 | 0 | 0 |
| | | 1 | 1 | 1 | 1 | 1 |


Q3.3



$$x = \bar{B}\bar{C} + BC$$

$$y = \bar{B}C + ABC + \bar{A}B\bar{C}$$

Logic diagram



16] The classification of Rom

The Rom stands for Read out memory.

The Rom is non-volatile because when the power is off the stored data is cleared.

Structure is = fixed AND gates + programmable OR gates

There are different types of Rom's are there

1) PROM

2) EPROM

3) EEPROM

4) Maskable Rom

5) flash

1) PROM :

→ it stands for Programmable Read out memory.

→ it is initially cleared storage then we need to program the storage.

2) EPROM :

→ EPROM stands for ^{Erasable} Electrically & programmable Read out memory

→ it is Erasable for only one time.

→ with the help of UV rays to Erase.

3) EEPROM :

→ EEPROM stands for ~~Electrically~~ Erasable programming Read out memory.

→ it is Erasable for so many times.

→ it is Erasable by bit by bit.

4] Maskable :-


- > It is also so many times Erasable.
- > But it is Erasable faster than Eeprom.
- > It is Erased by block by block

5] flash rom :-

- > It is install storage or erase the data at the time of manufacture only.


13] JK flip flop


logic diagram Symbol.



Symbol.

logic diagram :-





truth table :-

| CLK | J | K | Q_n | \bar{Q}_n | State |
|-----|---|---|-------|-------------|--------|
| 0 | 0 | 0 | X | X | No |
| 1 | 0 | 0 | X | X | No |
| 1 | 0 | 1 | 0 | 1 | Set |
| 1 | 1 | 0 | 1 | 0 | Reset |
| 1 | 1 | 1 | 0 | 1 | toggle |

Flip-flop is a sequential circuit & memory storage bit.

→ when the CLK is Enable or '0' then Q_n & \bar{Q}_n is disable so the comment is No change.

→ when the CLK is on '1' the $J=0$ & $K=0$ then the comment is No change.

→ when CLK is '1' then $J=0$ & $K=1$ then the $Q_n=0$, $\bar{Q}_n=1$ the comment is set.

→ when CLK is '1' then $J=1$ & $K=0$ then the $Q_n=1$ & $\bar{Q}_n=0$

→ when the clk is '1' then $j=1$ & $k=1$ then the comment is "toggle".

Engineering Engineers

Boolean Algebra & Logic Gates

* Digital systems:

Digital System is a combination of different devices Design to manipulate physical quantity or information that can be represented in digital form (0, 1)

→ Some of the more of familiar Digital system

Examples:

- 1) Calculators
- 2) digital computers
- 3) Digital watches
- 4) Telephone systems
- 5) Digital Audio & Video System etc.---

⇒ The world's largest system is Telephone system.

Advantages of Digital System:

- * Digital systems are easier to design compared to analog system.
- * Digital system are less affected by noise
- * Memories are stable
- * Re programming is possible

* Size is less and cost is less

* Power discipation is less etc.....

Limitations of Digital System / Drawbacks

* The main world is analog


* Human doesnot understand digital data

The General representation of number system is

$$(N)_b = \underbrace{d_i \dots d_3 d_2 d_1 d_0}_{\text{Integer Portion}} \cdot \underbrace{d_{-1} d_{-2} d_{-3} \dots d_{-f}}_{\text{Fractional Portion}}$$

Base - Point
(@)
Radix - Point

Examples



Number Systems

NON-POSITIONAL number systems

Positional number system

Ex:-

- Ex:-
- ⇒ Roman number system (I, II, III...)
- ⇒ Un weighted number system
- ⇒ Excess-3 code
- ⇒ Gray code
- ⇒ Cyclic code


- ⇒ weighted number system
- ⇒ Decimal number system
- ⇒ Binary number system
- ⇒ Octal number system
- ⇒ Hexa decimal number system

Drawback :-


Number system we can't represent of symbol is zero

* Digital number systems :- The most widely used in :-

1) Decimal number systems



2) Binary number systems



3) Octal number systems

$()_8$ (08) $()_O$ ↓

Eg:- $(126)_8$

4) Hexa decimal number system

(08)

Alpha numerical number system

$()_{16}$ to $()_{H}$

Eg:- $(A91)_{16}$

⇒ Decimal number system :-


⇒ It has base $()_{10}$ (08) $()_D$

⇒ It has 10 different symbols, the symbols are from

0 to 9 (0, 1, 2, 3, ... 9)


⇒ It is a positional number system

⇒ In decimal number system each number indicates
of a 10^0




⇒ Decimal positional values as a power of 10.

Example 3



⇒ Represent $(98.72)_{10}$ in power of 10 and identify MSB & LSB



$$= 10^1 \times 9 + 10^0 \times 8 + 7 \times 10^{-1} + 2 \times 10^{-2}$$

$$= (98.72)_{10}$$

* Binary number system

⇒ It has a base $()_2$ @ $()_B$

⇒ It is a positional number system

⇒ It has 2 base number, that is (0 & 1)


⇒ These 1's & 0's we called it as Bits

Note:-

i) Group of 4 bits is "Nibble"

1011


ii) Group of 8 bits is "Byte"



Example:-

(i) Convert Binary number into Decimal number.

⇒ $(1100.11)_2$



$$\begin{aligned}
 &= 2^3 \times 1 + 2^2 \times 1 + 2^1 \times 0 + 2^0 \times 0 + 1 \times 2^{-1} + 1 \times 2^{-2} \\
 &= 8 + 4 + 0 + 0 + \frac{1}{2} + \frac{1}{4} \\
 &= 12 + 0.5 + 0.25 \\
 &= (12.75)_{10}
 \end{aligned}$$

ii) $(1011.100)_2$ Convert into Decimal number


$$(1011.100)_2$$

$$\begin{aligned}
 &= 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 0 \times 2^{-3} \\
 &= 8 + 0 + 2 + 1 + \frac{1}{2} + 0 + 0 \\
 &= (11.5)_{10}
 \end{aligned}$$

Octal number system :-

- ⇒ It has base $()_8$ (or) $()_o$
- ⇒ It is a positional number system
- ⇒ It has 8 different symbols (0 to 7)
(0, 1, 2, 3, - - - - - 7)

⇒ Octal positional values as a power of 8.



- ⇒ It is a grouping of 3 binary bits
- ⇒ It is used to digital computer that will saves the time when we entering (or) Reading instructions

| Octal digits | Binary digits 4-2-1 |
|--------------|------------------------|
| 0 | 0 0 0 |
| 1 | 0 0 1 |
| 2 | 0 1 0 |
| 3 | 0 1 1 |
| 4 | 1 0 0 |
| 5 | 1 0 1 |
| 6 | 1 1 0 |
| 7 | 1 1 1 |

(i) For example :-

(i) $(567)_8$ in powers of 8 identify the LSB & MSB

$$\begin{array}{ccc} 8^2 & 8^1 & 8^0 \\ (5 & 6 & 7)_8 \\ \swarrow & & \searrow \\ \text{MSB} & & \text{LSB} \end{array}$$

$$= 8^2 \times 5 + 8^1 \times 6 + 8^0 \times 7$$

$$= 5 \times 64 + 8 \times 6 + 7$$

$$= 320 + 48 + 7$$

$$= (375)_{10}$$

(ii) Convert $(165)_8$ into Binary.

$$\begin{array}{ccc} (1 & 6 & 5)_8 \\ \swarrow & \downarrow & \searrow \\ \text{MSB} & & \text{LSB} \end{array}$$

$$001 \ 110 \ 101$$

$$= (001110101)_2$$

| Digit | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
|-------|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | | | | | | |
| 1 | 1 | 0 | 0 | | | | | | |
| 2 | 0 | 1 | 0 | | | | | | |
| 3 | 1 | 1 | 0 | | | | | | |
| 4 | 0 | 0 | 1 | | | | | | |
| 5 | 1 | 0 | 1 | | | | | | |
| 6 | 0 | 1 | 1 | | | | | | |
| 7 | 1 | 1 | 1 | | | | | | |

Hexadecimal number system

(or)


Alpha numeric number system

⇒ It has a base $()_{16}$ (or) $()_H$

⇒ It is a positional number system

⇒ It has 16 different symbols (0 to 9) to (A to F)

(0, 1, 2, --- 9) (A, B, --- F)



⇒ Hexa Decimal positional values as a power of 16.

⇒ It is used in microprocessor with programming

⇒ It has both numerical and Alphabets

⇒ Positional number system means each digit indicates Hexa decimal positional values as a power of 16.

For Example:-

Convert $(7A)_H$ to Decimal number

$$(7A)_H$$

$$= 16^1 \times 7 + 16^0 \times A$$

$$= 112 + 10$$

$$= (122)_{10}$$

⇒ It is grouping of 4 digits

| Hexa decimal digits | Binary digits 8 4 2 1 |
|---------------------|--------------------------|
| 0 | 0 0 10 0 |
| 1 | 0 0 0 1 |
| 2 | 0 0 1 0 |
| 3 | 0 0 1 1 |
| 4 | 0 1 0 0 |
| 5 | 0 1 0 1 |
| 6 | 0 1 1 0 |
| 7 | 0 1 1 1 |
| 8 | 1 0 0 0 |
| 9 | 1 0 0 1 |
| 10(A) | 1 0 1 0 |
| B | 1 0 1 1 |
| C | 1 1 0 0 |
| D | 1 1 0 1 |
| E | 1 1 1 0 |
| F | 1 1 1 1 |


Example:-

Convert $(7A)_{16}$ into Binary

$$\begin{array}{cc}
 (7 & A)_{16} \\
 \downarrow & \downarrow \\
 = 0111 & 1010 \rightarrow (01111010)_2
 \end{array}$$

* Base conversion methods :-

Number Base Conversion



- Decimal to other number system
- 1) D → B
 - 2) D → O
 - 3) D → H

- Binary to other number system
- 1) B → D
 - 2) B → O
 - 3) B → H

- Octal to other number system
- 1) O → D
 - 2) O → B
 - 3) O → H

- Hexa decimal to other number system
- 1) H → D
 - 2) H → B
 - 3) H → O

⇒ 1) Decimal to Binary conversion :-

$$()_{10} \rightarrow ()_2$$

(i) The integer decimal number is repeatedly divided by '2' and writing the remainder after each divider until quotient is '0' obtained.

(ii) To convert fractional decimal into Binary multiply the number by '2', the Integral part of the product is the MSB of the Binary

For Example :-

1) ⇒ Convert $(38.15)_{10}$ into Binary .

First consider the Integer part

$$\begin{array}{r|l} 2 & 38 \\ \hline 2 & 19 - 0 \\ 2 & 9 - 1 \\ 2 & 4 - 1 \\ 2 & 2 - 0 \\ & 1 - 0 \end{array}$$

Read Up

Consider Fractional part

$$\begin{array}{l} 0.15 \times 2 = 0.3 \rightarrow 0 \\ 0.3 \times 2 = 0.6 \rightarrow 0 \\ 0.6 \times 2 = 1.2 \rightarrow 1 \\ 0.2 \times 2 = 0.4 \rightarrow 0 \\ 0.4 \times 2 = 0.8 \rightarrow 0 \\ 0.8 \times 2 = 1.6 \rightarrow 1 \end{array}$$

Read
top to Bottom

$$\therefore (38.15)_{10} = (100110.001001)_2$$

2) Decimal to Octal Conversion: $()_{10}$ to $()_8$

⇒ Decimal to Octal Conversion same as to
Decimal to Binary

⇒ For Integer part is repeatedly divided by 8
and Fractional part is multiplied by 8.

Example 2

1) Convert $(974.35)_{10}$ to octal.

Considers Integer part

| | | | |
|---|--|-----|-----|
| 8 | | 974 | |
| 8 | | 121 | → 6 |
| 8 | | 15 | → 1 |
| 8 | | 1 | → 7 |
| 0 | | | → 1 |

Considers fractional part

$$0.35 \times 8 = 2.8 \rightarrow 2$$

$$0.8 \times 8 = 6.4 \rightarrow 6$$

$$0.4 \times 8 = 3.2 \rightarrow 3$$

$$0.2 \times 8 = 1.6 \rightarrow 1$$

$$0.6 \times 8 = 4.8 \rightarrow 4$$

$$0.4 \times 8 = 3.2 \rightarrow 3$$

Repeated

$$(974.35)_{10} = (1716.26314)_8$$

⇒ 3) Decimal to Hexadecimal conversion:

$()_{10}$ to $()_{16}$

→ To convert decimal number to Hexadecimal number System:-

⇒ For Integer part, repeatedly divided by 16 and For fractional part is multiplied by 16.

Example :-

⇒ Convert $(675.625)_{10}$ into Hexa decimal number.

The given number is decimal number system
considers Integral part

$$\begin{array}{r|l} 16 & 675 \\ \hline 16 & 42 - 3 \\ \hline 16 & 2 - 10 (A) \\ \hline & 0 - 2 \end{array} \quad \uparrow \text{ Read up}$$

considers Fractional part

$$0.625 \times 16 = 10.0 \rightarrow 10 (A)$$

$$\therefore (675.625)_{10} = (2A3.A)_{16}$$

⇒ 4) Binary to Decimal conversion

If a Binary number has to be converted into decimal number, then we should multiplied the positional values of each bit and the bit value is add

Example :-

Convert $(11011)_2$ into Decimal number system.

$$(11011)_2$$

$$= 2^4 \times 1 + 2^3 \times 1 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 16 + 8 + 0 + 2 + 1$$

$$= (27)_{10}$$

$$\therefore (11011)_2 = (27)_{10}$$

5) Octal to Decimal conversion

(8)

$$()_8 \rightarrow ()_{10}$$

To convert Octal to decimal, each Octal digit is multiplied by its positional value and add.

Example:-

convert $(6327.4051)_8$ into Decimal

$$\begin{matrix} 8^3 & 8^2 & 8^1 & 8^0 & 8^{-1} & 8^{-2} & 8^{-3} & 8^{-4} \\ (6 & 3 & 2 & 7 & . & 4 & 0 & 5 & 1) \end{matrix}_8$$

$$= 8^3 \times 6 + 8^2 \times 3 + 8^1 \times 2 + 8^0 \times 7 + 8^{-1} \times 4 + 8^{-2} \times 0 + 8^{-3} \times 5 + 8^{-4} \times 1$$

$$= 3072 + 192 + 16 + 7 + \frac{1}{2} + 0 + \frac{5}{512} + \frac{1}{4096}$$

$$= (3287.51)_{10}$$

$$\therefore (6327.4051)_8 = (3287.51)_{10}$$

6) Hexadecimal to Decimal conversion

$$()_{16} \rightarrow ()_{10}$$

To convert Hexa Decimal number into Decimal number by multiplying each Hexa Decimal digit by its positional value and add.

Example:-

convert $(3A2F)_{16}$ into Decimal number.

The Given number is Hexa Decimal number

$$(3A.2F)_{16}$$

$$= 16^1 \times 3 + 16^0 \times A + 16^{-1} \times 2 + 16^{-2} \times F$$

$$= 48 + 10 + \frac{2}{16} + \frac{15}{256}$$

$$= (58.1835)_{10}$$

$$\therefore (3A.2F)_{16} = (58.1835)_{10}$$

7) Binary to octal conversion

$()_2$ to $()_8$

In this conversion, If a Binary Bit stream is grouped into group of 3 bits starting at the LSB and then each group is converted into its octal equivalent.

Example:-

(i) convert $(110101101)_2$ into octal number

$$= \left(\frac{110}{6} \frac{101}{5} \frac{101}{5} \right)_2$$

$$= (655)_8$$

$$\therefore (110101101)_2 = (655)_8$$

NOTE :-

⇒ For left side of the Radix point we grouped the bits from LSB bits

⇒ For right side of the Radix point we grouped the bits from MSB bits.

(ii) Convert $(101010.111)_2$ to octal number

$$\begin{array}{ccc} (101010.111)_2 \\ \underline{\quad 5 \quad 2 \quad 7} \end{array}$$

$= (527)_8$

∴ $(101010.111)_2 = (527)_8$

8) Octal to Binary conversion

$()_8 \text{ to } ()_2$

To convert octal to binary, each digit of the octal number is individually converted to its binary equivalent.

(i) Example :-

Convert $(725.36)_8$ into Binary number.

$$\begin{array}{cccccc} (725.36)_8 \\ \swarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \searrow \\ 111 \quad 010 \quad 101 \quad 011 \quad 110 \end{array}$$

$= (11101010101110)_2 \Rightarrow \therefore (725.36)_8 = (11101010101110)_2$

9) Binary to Hexadecimal conversion

$$(\)_2 \rightarrow (\)_{16}$$

In this conversion the binary bits stream into group of 4 bits starting at the LSB and then each group is converted into its Hexadecimal equivalent.

Example :-

Convert $(11101.101101)_2$ into Hexadecimal Number.

$$\begin{array}{ccccccc} 000 & 1101 & . & 1011 & 0100 & & \\ \uparrow & & & & \uparrow & & \\ \text{Add 3 zero's} & & & & \text{Add 2 zero's} & & \end{array}$$

$$= (1D.B4)_{16}$$

$$\therefore (11101.101101)_2 = (1D.B4)_{16}$$


10) Hexa Decimal to Binary number conversion

$$(\)_{16} \rightarrow (\)_2$$

To convert Hexa Decimal to Binary number replacing each hexa decimal digits by its four bit binary equivalent

Example :-

Convert $(3A B2. DE)_{16}$ into Binary number.



$$= (001110101011001011011110)_2$$

$$\therefore (3A B2. DE)_{16} = (001110101011001011011110)_2$$

ii) Octal to Hexa Decimal conversion :-

$()_8$ to $()_{16}$

The easiest way to convert Octal to hexa decimal number.


(i) Convert octal to binary equivalent

(ii) Convert Binary to hexa decimal equivalent

Example :-

Convert $(26.2)_8$ into Hexa Decimal number.

Sol :- (i) Octal to Binary



(ii) Binary to Hexa Decimal

$$(010110.010)$$

$$= \underline{00010110} \cdot \underline{0100}$$

$$= (16.4)_{16}$$

$$\therefore (26.2)_8 = (16.4)_{16}$$



12) Hexa Decimal to Octal Conversion

$$(\quad)_{16} \text{ to } (\quad)_8$$


The easiest way to convert hexa decimal to Octal is

- (i) Convert Hexa Decimal to Binary equivalent
- (ii) Convert Binary to Octal equivalent

Example:-

Convert $(E8A.F)_{16}$ into Octal number.

(i) Hexa decimal to Binary



(ii) Binary to Octal

$$\underline{111010001010.111100}$$

$$= (7212.74)_8$$

$$\therefore (E8A.F)_{16} = (7212.74)_8$$

* Binary Arithmetic :-

- ⇒ Computer (or) Digital circuits do not process numbers; they process binary numbers.
- ⇒ Arithmetic operations such as addition, subtraction, multiplication and division can be carried out in any number system.
- ⇒ The method followed is similar to the method followed in the decimal number system.

① Binary Addition :-

→ since there are only two digits possible in the binary number system (i.e., 0 and 1), we would get only combinations of the binary addition they are

| | | | |
|-------|--------|---------|--------------|
| (i) 0 | (ii) 0 | (iii) 1 | (iv) 1 |
| + 0 | + 1 | + 0 | + 1 |
| <hr/> | <hr/> | <hr/> | <hr/> |
| 0 | 1 | 1 | 10 (carry 1) |

⇒ First three cases is similar to the addition of decimal number. In fourth case 1 and 1 add giving 2 which is 10 (i.e., 1*2 + 0 = 2) in binary. In this number the bit '0' is known as the sum and the bit '1' is known as the carry bit. The carry bit should be added to the next higher significant bits

(1111) = 15 (15)

(0011) = 3 (3)

(11)

Rules for Binary Addition

| A | B | SUM (A+B) | carry |
|---|---|-----------|-------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Problem: Add $(1010)_2$ and $(0011)_2$

$$\begin{array}{r}
 \overset{1 \leftarrow \text{carry}}{1} \\
 1010 \\
 0011 \\
 \hline
 1101
 \end{array}$$

Verification:

$$\begin{array}{l}
 1010 \rightarrow 10 \\
 0011 \rightarrow 3 \\
 \hline
 1101 \rightarrow 13
 \end{array}$$

Problem: Add 1011.101 and 110.1

$$\begin{array}{r}
 1111 \leftarrow \text{carry bits} \\
 1011.101 \\
 110.1 \\
 \hline
 10010.001
 \end{array}$$

Problem: Add 28 and 15 in binary

First we find the binary equivalent of 28 and 15

$$\begin{array}{r}
 2 \mid 28 \\
 2 \mid 14 - 0 \\
 2 \mid 7 - 0 \\
 2 \mid 3 - 1 \\
 2 \mid 1 - 1 \\
 0 - 1 \\
 \hline
 \end{array}
 \begin{array}{l}
 \uparrow \text{LSB} \\
 \text{Read up} \\
 \downarrow \text{MSB}
 \end{array}$$

$(28)_{10} = (11100)_2$

$$\begin{array}{r}
 2 \mid 15 \\
 2 \mid 7 - 1 \\
 2 \mid 3 - 1 \\
 2 \mid 1 - 1 \\
 0 - 1 \\
 \hline
 \end{array}
 \begin{array}{l}
 \uparrow \text{LSB} \\
 \text{Read up} \\
 \downarrow \text{MSB}
 \end{array}$$

$(15)_{10} = (1111)_2$

Addition of 28 and 15

$$\begin{array}{r}
 \text{carry} \leftarrow 11 \\
 11100 \\
 \hline
 101011
 \end{array}$$

Verification :

$$\begin{array}{r}
 11100 \rightarrow 28 \\
 1111 \rightarrow 15 \\
 \hline
 101011 \rightarrow 43
 \end{array}$$

② Binary subtraction :-

Considering the four combinations of subtracting one bit from the other, we have

$$\begin{array}{r}
 \text{(i)} \quad 0 \\
 - 0 \\
 \hline
 0
 \end{array}
 \quad
 \begin{array}{r}
 \text{(ii)} \quad 10 \\
 - 1 \\
 \hline
 1
 \end{array}
 \quad
 \begin{array}{r}
 \text{(iii)} \quad 1 \\
 - 0 \\
 \hline
 1
 \end{array}
 \quad
 \begin{array}{r}
 \text{(iv)} \quad 1 \\
 - 1 \\
 \hline
 0
 \end{array}$$

⇒ Since the first, third and fourth cases is similar to the decimal subtraction

⇒ Let us concentrate on the second case, a higher value (1) has to be subtracted from smaller value (0), we borrow one from the next higher significant position. Then the number become 10 (i.e., 2 in decimal) subtracting 1 from 10 would result in a difference of 1.

Rules for Binary Subtraction :-

| A (Minuend) | B (Subtrahend) | Difference (A-B) | Borrow |
|----------------|-------------------|---------------------|--------|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

Problem:- Subtract $(0101)_2$ from $(1011)_2$

Minuend $\rightarrow 1011$
Subtrahend $\rightarrow 0101$

$$\begin{array}{r} \text{Borrow} \rightarrow \begin{array}{c} 10 \\ \downarrow \\ 1011 \\ - 0101 \\ \hline 0110 \end{array} \end{array}$$

Verification:

$$\begin{array}{l} 11011 \rightarrow 11 \\ 0101 \rightarrow (-)5 \\ \hline 0110 \rightarrow 6 \end{array}$$

Problem:- Subtract (101101) from (110110)

Minuend $\rightarrow 110110$
Subtrahend $\rightarrow 101101$

$$\begin{array}{r} \begin{array}{c} 10 \quad 10 \\ \downarrow \quad \downarrow \\ 110110 \\ (-) 101101 \\ \hline 001001 \end{array} \end{array}$$

③ Binary Multiplication:-

\Rightarrow Binary multiplication is performed in the same manner as with decimal numbers

\Rightarrow Remember the following multiplication table in binary

$$\begin{array}{l} 0 \times 0 = 0 \\ 0 \times 1 = 0 \\ 1 \times 0 = 0 \\ 1 \times 1 = 1 \end{array}$$

Note:- In case the numbers to be multiplied have the same sign; then the result is positive. If they are of opposite signs, then the result is negative.

Examples - Multiply 1011 by 101

1011 → Multiplicand

101 → Multiplier

1011 x 101

1011 → multiplying 1011 by LSB 1
 0000 → multiplying 1011 by next higher bit 0
 1011 → multiplying 1011 by MSB 1
 11011 → Adding

Verification :- $11 \times 5 = 55$

4) Binary Division :-
 ⇒ Binary division is carried out in the same manner as the decimal division

Problem :- Divide 1111 by 11

Divisor → 11
 Dividend → 1111

11) 1111 (101
 11

 01
 00

 11
 11

 0

Quotient is 101
 Remainder is 0

Verification :-
 $3 \overline{) 15} = 5$

(1)

⇒ Since the divisor has two bits, we consider 2 significant bits of the dividend from the MSB. If this is greater (or) equal to the divisor, we put a 1 in the MSB of the quotient and the divisor, we put a 1 in the MSB of the quotient and the divisor below the MSB of the dividend and subtract.

⇒ If the number is less then we consider 3 bits of the dividend. Then next lower significant bit is brought down giving the result.

→ If this number is less than divisor then put 0 in the next lower significant bit of the quotient and 0 is subtracted from this number. Add next lower significant is brought down. Same procedure is continues till the end of division.

Problem :- Divide 1011 by 10 by the remainder 0.

$$\begin{array}{r}
 10 \overline{) 1011} \quad (101.1) \\
 \underline{(-) 10} \\
 01 \\
 \underline{(-) 00} \\
 11 \\
 \underline{10} \\
 10 \\
 \underline{10} \\
 00 \\
 \underline{00} \\
 00 \\
 \underline{00} \\
 00 \\
 \underline{00} \\
 00
 \end{array}$$

Dividend :- 1011
 Divisor :- 10
 Quotient :- (101.1)
 Remainder :- 0

Note :

(i) Octal Addition :

→ when we are adding 2 digits then the sum of 2 octal digit is also a octal digit

→ If the octal sum is '8' or greater than '8', subtract '8' to obtain the octal digit. A carry of '1' is produced then the octal sum is corrected.

Example:-

Add $(342)_8$ and $(164)_8$

$$\begin{array}{r} \textcircled{1} \\ 342 \\ + 164 \\ \hline 526 \end{array} \quad \begin{array}{l} 10 > 8 \\ 10 - 8 = 2 \end{array}$$

∴ The sum is $(526)_8$

Hexadecimal Addition :

Example:- Add $(3)_{16}$ and $(9)_{16}$

$$\begin{array}{r} 3 \\ + 9 \\ \hline 12 \end{array}$$

∴ The sum is $(c)_{16}$

→ The sum of 2 hexadecimal digits should be a hexa decimal digit

→ If the hexa decimal sum is 16 (or) greater than 16 Subtract 16 to obtain hexa decimal digit.

(11)

A carry of '1' is produced


Eg: Add $(A)_{16}$ and $(8)_{16}$

$$\begin{array}{r} A \\ + 8 \\ \hline 12 \end{array}$$

$18 - 16 = 2$ with carry ①

\therefore The sum is $(12)_{16}$

* Complement of Numbers :



\Rightarrow The digital systems and digital computers uses complements to simplify subtraction operation and logic manipulation operation based on the 'r' value

\Rightarrow The 'r' values are classified into 2 types

Binary number system (2) $\left\{ \begin{array}{l} 2\text{'s complement} \\ 1\text{'s complement} \end{array} \right.$

Decimal number system (10) $\left\{ \begin{array}{l} 10\text{'s complement} \\ 9\text{'s complement} \end{array} \right.$

Octal number system (8) $\left\{ \begin{array}{l} 8\text{'s complement} \\ 7\text{'s complement} \end{array} \right.$

Hexadecimal number system

16's complement (15)

15's complement

Binary Number System :-

→ A Binary complements are used to represent the negative numbers.


→ The subtraction of Binary number is carried out by taking the complement of the number and adding.

This is similar to adding a negative number to a positive number.

Binary Number Representation :-

For Example :-

In binary number system we substitute Base Value '2' in place of '10' to refer complements are 1's and 2's complement.



Unsigned Binary numbers:

→ In unsigned magnitude Representation with n bits, the possible integer values are 0 to $(2^n - 1)$

→ Unsigned magnitude Representation only for positive numbers

* Signed Binary numbers:

Signed binary numbers Represents both positive and negative numbers

① Signed magnitude Representation

Generally,

$+$ → positive number


$-$ → negative number

In Binary,

If MSB = 0 ⇒ positive number

MSB = 1 ⇒ negative number

→ Consider 8 bit Binary Format



→ Let sign magnitude representations of a number is (110101) then its equivalent decimal value

$$(110101)_{2^4} = (1 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0)$$

$$\boxed{1} \begin{matrix} 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ 1 & 0 & 1 & 0 & 1 \end{matrix}$$

$$(-21)_{10}$$

In an Sign Magnitude Representation the range of n bits

$$-(2^{n-1} - 1) \text{ to } +(2^{n-1} - 1)$$

* 1's Complement Representation :-

The 1's complement of a binary number is got by taking the complement of each bit

$$\text{i.e., Complement of } 1 \rightarrow 0$$

$$\text{complement of } 0 \rightarrow 1$$

(or)

Simply say that,

Subtracting each digit from '1' to get a 1's complement of '1'.

$$* 1 - 0 = 1$$

$$* 1 - 1 = 0$$

⇒ Range of 1's complement of a number is

$$-(2^{n-1}-1) \text{ to } +(2^{n-1}-1)$$

Example :-

1's complement of few numbers

- 1) 11011 → 00100
- 2) 00001 → 11110
- 3) 1111101 → 0000010

* 2's complement Representation :-

The 2's complement of a binary number is got by adding '1' to the LSB of the 1's complement of a binary number.

i.e., 1's complement + 1 = 2's complement

Examples :-

Find 2's complement of $(11011)_2$

Given number

$$11011$$

$$1's \text{ complement} : 00100$$

$$2's \text{ complement} : \begin{array}{r} + \quad 1 \\ \hline 00101 \end{array}$$

The Range of 2's complement of a number is

$$-2^{n-1} \text{ to } +(2^{n-1}-1)$$

Few Examples:-

| Number | 1's complement | 2's complement |
|--------|----------------|----------------|
| 1111 | 0000 | 0001 |
| 110110 | 001001 | 001010 |

⇒ 1's complement subtraction:-

Subtraction of binary numbers can be accomplished by the direct method by using the 1's complement method, which allows to perform subtraction using only Addition

For subtraction of 2 numbers we have 2 cases:-

- 1) Subtraction of a smaller number from a larger number
- 2) Subtraction of a larger number from a smaller number.

Case I :- Subtraction of smaller number from larger number. Follow the below steps.

Step 1:- Determine (or) find the 1's complement of a smaller number

Step 2:- Add the 1's complement of a smaller number to the larger number.

Step 3 :-

Remove (or) Replace the carry and add it to the Result, that carry is called

100110

000110

11111

010100

End-around carry

011111

Example :-

Subtract $(101011)_2$ from $(111001)_2$

111001 \rightarrow Minuend

101011 \rightarrow Subtrahend

(i) 1's complement of the subtrahend (smaller number) :-

101011

1's complement: 010100

(ii) Add the 1's complement of subtrahend to the minuend (larger number)

① 111001

① 010100

① 001101

(iii) Replace the carry and add it to the Result

① 001101

+1
① 001110

Case II :- subtraction of larger number from a smaller number

Step I :- Find the 1's complement of larger number

Step II :- Add this 1's complement of larger number to smaller number

Step III :- The Result is negative and in 1's complement form. Note that there is no carry

Step IV :- To get the difference take 1's complement and put (-) sign (minus)

Note :- 1's complement subtraction method.

- 1) Find the 1's complement of subtraction
- 2) Add 1's complement subtrahend to the minuend
- 3) If carry is present replace the carry and add it to the result
- 4) If there is no carry find the 1's complement and put (-) sign to the result.

Example :-

Subtract $(111001)_2$ from $(101011)_2$ using the 1's complement method

$(111001) \rightarrow$ subtrahend

$(101011) \rightarrow$ minuend

(i) 1's complement of subtrahend (larger number)

111001
1's complement : 000110

(ii) Add 1's complement subtrahend to the minuend (smaller number).

$$\begin{array}{r} \textcircled{1}\textcircled{1}\textcircled{1} \\ 101011 \\ + 000110 \\ \hline 110001 \end{array}$$

∴ The difference is 110001

(iii) There is no carry again find the 1's complement and put (-) sign to the result.

$$\begin{array}{r} 110001 \\ \text{1's comp: } 001110 \\ \hline (-)001110. \end{array}$$

(ii) subtract $(10101)_2$ from $(11111)_2$

Minuend $\rightarrow (11111)_2$

Subtrahend $\rightarrow (10101)_2$

(i) 1's complement of subtrahend

$$\begin{array}{r} 10101 \\ \text{1's comp: } 01010 \end{array}$$

(ii) Add this 1's complement to the minuend.

$$\begin{array}{r} \textcircled{1}\textcircled{1}\textcircled{1} \\ 11111 \\ + \textcircled{1}01010 \\ \hline \textcircled{1}01001 \end{array}$$

(ii) Carry is present, Replace the carry and add it to the Result.

$$\begin{array}{r}
 \textcircled{1} 01001 \\
 \hline
 01010 \\
 \hline
 \end{array}$$

∴ The difference is $(01010)_2$

* Advantages of 1's complement subtraction method :-

→ This method is used in Arithmetic and logic circuits

→ This method is easy.

→ The 1's complement of a number is easily obtained by inverting each bit with given number.

* 2's Complement :-

→ Follow the below steps :-

Step I :- Find the 2's complement of subtrahend

Step II :- Add this 2's complement of subtrahend to the minuend

Step III :- If carry is present neglect (or) discard the carry

Step IV :- If there is no carry find the 2's complement of the result and put (-) sign

Example: -

Subtract $(101011)_2$ from $(111001)_2$ by using 2's complement method.

$$\text{Minuend} = 111001$$

$$\text{Subtrahend} = 101011$$

(i) Find 2's complement of subtrahend = 1's + 1

$$\begin{array}{r} 101011 \\ \text{1's complement: } 010100 \\ \text{2's complement: } \quad +1 \end{array}$$

$$\underline{\underline{010101}}$$

(ii) add 2's complement of subtrahend to the minuend

$$\begin{array}{r} \textcircled{1} \quad \quad \textcircled{1} \\ 111001 \\ \textcircled{1} 010101 \\ \hline \textcircled{1} 001110 \end{array}$$

(iii) carry is present, neglect the carry.

$$\textcircled{X} 001110$$

\therefore The difference is 001110

(2) Subtract $(111001)_2$ from $(101011)_2$

$$\text{Minuend} \rightarrow 101011$$

$$\text{Subtrahend} \rightarrow 111001$$

(i) 2's complement of subtrahend = 1's + 1

$$\begin{array}{r} 111001 \\ \text{1's complement: } 000110 \\ \text{2's complement: } \quad +1 \\ \hline 000111 \end{array}$$

(ii) add 2's complement of subtrahend to the minuend

$$\begin{array}{r}
 0011 \\
 1010 \\
 0001 \\
 \hline
 110010
 \end{array}$$

(iii) There is no carry, find the 2's complement of the Result

∴ The difference is 110010

$$\begin{array}{r}
 \text{1's comp: - } 00110 \\
 \text{2's comp: } \quad \quad \quad +1 \\
 \hline
 (-) 001110
 \end{array}$$

NOTE :-

- ⇒ The 7's complement, 9's complement, 15's complement same as the 1's complement
- ⇒ And the 8's complement, 10's complement, 16's complement same as the 2's complement.

* Binary codes (or) Digital codes :-

The combination of binary bits can be used to represent numerical numbers, alphabets, any other characters (or) symbols is called Digital code (or) Binary codes. Binary codes are used in Digital system.

Binary codes.




Fig: Classification of Binary codes:

1) Weighted codes:

⇒ In the weighted code each bit is given a weight and the decimal number is obtained by adding the weights of the bits where the '1' is present

Examples :-

1) Binary codes (1's and 0's)

2) BCD codes

BCD codes (Binary Coded Decimal codes)

⇒ BCD is a weighted code

⇒ BCD is a numeric code

⇒ The most commonly used is 8-4-2-1 code, in which

each decimal digit represented by 4-bit binary number

→ It is very useful and convenient code for input and output operations in digital circuit

⇒ In multi digit coding, each decimal digit is individually coded with 8-4-2-1 BCD code

⇒ Examples :-

8-4-2-1 → widely used code

2-4-2-1

5-2-1-1

4-2-2-1

| Decimal digit | BCD code | | | |
|---------------|----------|---|---|---|
| | 8 | 4 | 2 | 1 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |

8-4-2-1 code.

For example:-

1) convert $(943)_{\text{Decimal}}$ to BCD code

9 4 3
↓ ↓ ↓
1001 0100 0011

$\therefore (943)_{10} (100101000011)_2$

Note:-

\Rightarrow Other BCD codes are

2 - 4 - 2 - 1 \rightarrow 2 \Rightarrow 0001

5 - 2 - 1 - 1 \rightarrow 4 \Rightarrow 0111

4 - 2 - 2 - 1 \rightarrow 5 \Rightarrow 1001

Advantages of BCD code:-

\Rightarrow The main advantage of BCD code is easy of converting two and from decimal

BCD to decimal \rightarrow decimal to BCD.

\Rightarrow Only the 4 digit code groups for the decimal digits

0 to 9 need to be remembered

Note:-

\Rightarrow In 4 bit binary format, total number of possible representations are $2^4 = 16$

\rightarrow Here 10 are valid BCD codes & 6 are Invalid BCD codes

In 8 bit binary format,

Valid BCD codes are = 100

Invalid BCD codes are = 156

BCD subtraction :-

A Negative BCD number can be expressed by taking the 9's (or) 10's complement

⇒ Perform decimal subtractions in 8-4-2-1 BCD using 9's & 10's complement method : @ $79 - 26$.

9's :- $79 \rightarrow 0111\ 1001$

$26 \rightarrow 0010\ 0110$

(i) $-26 \rightarrow 0111\ 0011$

(ii) Add \Rightarrow

$$\begin{array}{r} 0111\ 1001 \rightarrow 79 \\ 0111\ 0011 \rightarrow -26 \\ \hline \end{array}$$

$79 \leftarrow \begin{array}{r} \textcircled{1} \textcircled{1} \\ 11\ 10\ 1100 \end{array} \rightarrow 79$

$0110\ 0110$

$\textcircled{1} 0101\ 0010 \rightarrow$ 9's complement Add carry to LSB

$0101\ 0011 \rightarrow$ BCD for 53

10's : $79 \rightarrow \begin{array}{r} \textcircled{000} \\ 0111\ 1001 \end{array}$

$-26 \rightarrow 0111\ 0100$

$\begin{array}{r} \textcircled{1} \textcircled{1} \textcircled{1} \textcircled{1} \\ 1110\ 1101 \\ 0110\ 0110 \\ \hline \end{array}$

$\textcircled{X} 0101\ 0011 \rightarrow$ BCD for 53

Note :- Other 4-bit BCD codes are

| Decimal digit | equivalent 4-bit BCD code |
|---------------------------------------|---------------------------|
| 2 4 2 1 \rightarrow 1 \rightarrow | 0 0 0 1 |
| 5 2 1 1 \rightarrow 4 \rightarrow | 0 1 1 1 |
| 4 2 2 1 \rightarrow 5 \rightarrow | 0 1 1 1 |
| etc.. | |

* On weighted codes :- The bit positions in the code groups do not have any specific weight assign to them.

Eg: Ex-3 code, Gray Code

Excess-3 code :-

- ⇒ It is a 4-bit code
- ⇒ It can be derived from BCD code by adding "3" to each coded number
- ⇒ It is an "unweighted code".
- ⇒ It is a "self complementing code". i.e., the 1's complement of an excess-3 number is the excess-3 code for the 9's complement of the corresponding decimal number.
- ⇒ This code is used in arithmetic circuits because of its property of self complementation

Eg :- Convert $(48)_{10}$ into Excess-3 code.

Sol :-

| | | | |
|---|---|------------------------------|---------------|
| $\begin{array}{r} 4 \\ +3 \\ \hline 7 \\ \downarrow \\ 011 \end{array}$ | $\begin{array}{r} 8 \\ +3 \\ \hline 11 \\ \downarrow \\ 1011 \end{array}$ | $(08)_{10} \ 48 \rightarrow$ | $0100 \ 1000$ |
| | | | $0011 \ 0011$ |
| | | | $0111 \ 1011$ |

∴ $(48)_{10} = (01111011)_{Ex-3}$

Excess-3 Subtraction :-

→ To perform Excess-3 subtraction we have to

- (i) Find complement of the subtrahend
- (ii) Add complemented subtrahend to minuend
- (iii) If carry = 1; Result is positive. Add 3 and end around carry
- (iv) If carry = 0; Result is negative. Subtract 3.

Example : perform 8-5 by using Ex-3 subtraction

BCD code for 8 → 1000

BCD code for 5 → 0101

Ex-3 for 8 → 1011

Ex-3 for 5 → 1000

Ex-3 for 8 → ⁰1⁰1⁰1

complement of 5 → +0111

in Ex-3

$$\begin{array}{r}
 \textcircled{1} \quad 0010 \\
 \quad \quad 0011 \\
 \hline
 \quad \quad 0101 \\
 + \quad \quad \quad +1 \\
 \hline
 \underline{0110} \rightarrow \text{Excess-3 for 3}
 \end{array}$$

* Gray code :-

→ The code which exhibits only a single bit change from one code number to the next is known as 'Gray code.'

→ The gray code is also called as reflected code (or) Unit-distance code (or) cyclic code.


→ Gray code is used to measure angular displacement and measures of linear displacement.

Binary to Gray Conversion:

→ 'MSB' in the gray code is same as corresponding digit in binary number

→ Starting from "Left to Right", add each adjacent pair of binary digits to get next and gray code digit. (Discard the carry if generated).

Example:- Convert $(10010)_2$ to gray code.




$$\therefore (10010)_2 = (11011)_{\text{Gray}}$$

Gray to Binary conversion:-

→ "MSB" of binary is same as that of gray code.

→ Add each binary digit to the generated gray digit in the next adjacent position. (discard the carry if generated)

Example:- Convert $(11011)_{\text{Gray}}$ to Binary code



$$\therefore (11011)_{\text{Gray}} = (10010)_2$$

* Five Bit codes :-

→ 5-bit BCD codes having special characteristics. These special characteristics of the code are useful for error detection. Eg:- 63210, shift counter, 51111 etc.

Eg:- 51111 → 5 → 10000

* Reflective Codes :-

⇒ A code is said to be reflected when the code for 9 is the complement for the code for 0, 8 for 1, 7 for 2. Note that the 2421, 5211 and excess-3 codes are reflective.

* Sequential codes :

→ In sequential codes each succeeding code is one binary number greater than its preceding code. The 8421 and Excess-3 are sequential.

* Alphabetic codes :-

→ The codes which consists of both numbers and alphabetic characters are called alphanumeric codes.

→ It is used in many computers to represent alphanumeric characters and symbols internally and so it is also called "Internal code".

→ The most commonly used alphanumeric codes are :

- (i) ASCII (American Standard Code for Information Interchange)
- (ii) EBCDIC (Extended Binary coded Decimal Interchange code)
- (iii) Hollerith code.

(i) ASCII :-

- This is most widely used alphanumeric code in computers and in main frames.
- It is a 7 bit code
- It can represent $2^7 = 128$ possible characters
- Therefore the ASCII code for letter A is
A → 1000001 (41)

(ii) EBCDIC code :-

- This is an 8-bit code
- It can represent $2^8 = 256$ possible characters
- This uses BCD representation of alphanumeric characters

(iii) Hollerith code :-

- This is a code essentially used with the punched card
- In this each character is represented as a sequence of 0's and 1's. Each code is 12 bit long.

* Error Detecting and correcting codes :-

- When the digital information in the binary form is transmitted from one circuit (or) system to another circuit (or) system an error may occur.

This means a signal corresponding to 0 may change to 1 (or) vice-versa due to presence of noise

- To maintain the data integrity between transmitter

and receiver, extra bit (or) more than one bit are added ⁽²⁶⁾
in the data.

- The data, along with the extra bit | bits forms the code
- Codes which allow only error detection are called error-detecting codes and codes which allow error detection and correction are called error detecting and correcting codes.

Ex :- 1) parity bit

2) Hamming code

* Parity Bit :-

- A parity bit is used for the purpose of detecting errors during transmission of binary information
- A parity bit is an extra bit included with a binary message to make the number of 1's either odd (or) even
- The circuit that generates the parity bit in the transmitter is called a parity generator and the circuit that checks the parity in the receiver is called parity checker.
- In even parity the added parity bit will make the total number of 1's an even. Total number of ones in the code group is an even number.
- In odd parity the added parity bit will make the total number of 1's an odd amount. Total number of

Ones in the code group is odd number

For example:-

(a) we have, (1000011)

By even parity method (the no. of 1's including parity bit is always even), new code group is

$\boxed{1}1000011$
↑ added parity bit

(b) we have, (1000001)

By odd parity method (the no. of 1's including parity bit is always odd), new code group is

$\boxed{1}1000001$
↑ added parity bit.

Example:- The received code is 10000001. Check whether code is correctly received (or) not if add parity is used.

Sol: The received code has even parity (no. of 1's is 2)
hence the code is not received correctly. ↓
even number

Hamming code:-

→ Hamming code not only provides the detection of a bit error, but also identifies which bit is in error so that it can be corrected.

Thus Hamming code is called error detecting and correcting code.

→ The Hamming code is one of the most useful error correcting code

→ Other error correcting codes available are Block code, cyclic code, convolution code etc....

→ "Hamming code" for a group of n -bit message (or) information is generated by adding ' k ' parity (or) check bits to form an $(n+k)$ bit code.

→ Step (i) :- Number of parity bits :

Number of parity bits depends on the number of information bits. If the number of information bits is designed n , then the number of parity bits, k is determined by the following relationship:

$$\boxed{2^k \geq n + k + 1}$$

$k \rightarrow$ no. of parity bits

$n \rightarrow$ no. of information bits.

If $n=4$, $k=3$

$$\text{then } 2^3 \geq 4 + 3 + 1 \Rightarrow 8 \geq 8 \checkmark$$

For example, If we have four information bit i.e., $n=4$ then K is found by trial and error using equation. Let

$K=2$, then $2^K = 2^2 = 4$ and $n+K+1 = 4+2+1 = 7$. Since 2^K must be equal (or) greater than $n+K+1$, then relationship in above equation is not satisfied.

Hence we try to the next value of K . Let $K=3$ then $2^3 = 2^K = 8$ and $n+K+1 = 4+3+1 = 8$.

The value of K satisfies the relationship given in above equation, and therefore we say that three parity bits are required to provide single error correction for four information bits.

→ Step 2: Location of parity Bits in the code:

In the above Example we have four information bits and three parity bits. Therefore the code is of seven bits ($n+K = 4+3 = 7$)

The LSB is designated bit 1, the next bit is bit 2,---

| | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |
| D_7 | D_6 | D_5 | D_4 | D_3 | D_2 | D_1 |

The parity bits are located in the positions that are numbered corresponding to ascending powers of two

($\frac{1}{2^0}$, $\frac{2}{2^1}$, $\frac{4}{2^2}$, $\frac{8}{2^3}$ ---). Therefore, for 7-bit code,

locations for parity bits and information bits are shown below:-

$D_7, D_6, D_5, P_4, D_3, P_2, P_1$.

→ Step ③ :-

Assigning values of parity bits (By using either even or odd parity method)

Problem :- Encode the binary word 1011 into seven bit even parity Hamming code.

Given binary code is 1011

number of information bits $n=4$

Step ① :- Find the number of parity bits required

Let us assume $k=3$, then

$$2^k = 2^3 = 8$$

$$n+k+1 = 4+3+1 = 8 \text{ i.e., } 2^k \geq n+k+1$$

$8 \geq 8$

Three parity bits are sufficient

$$\therefore \text{Total code bits} = 4 + 3 = 7$$

Step ② :- Location of parity bits in the code i.e., $2^0, 2^1, 2^2$

P_1, P_2, P_3 are 1, 2, 4 locations

| | | | | | | | |
|------------------|-------|-------|-------|-------|-------|-------|-------|
| | D_4 | D_3 | D_2 | P_3 | D_1 | P_2 | P_1 |
| Information bits | 1 | 0 | 1 | | 1 | | |
| Parity bits | | | | 0 | | 0 | 1 |
| | D_7 | D_6 | D_5 | D_4 | D_3 | D_2 | D_1 |

Step ③: Determine the parity bits

| | P_3 | P_2 | P_1 |
|---|-------|-------|-------|
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |

For P_1 : Bit locations 1, 3, 5, 7

P_1 : 1, 1, 1.

even parity: $P_1 = 1$

For P_2 : Bit locations 2, 3, 6, 7

P_2 : 1, 0, 1.

even parity: $P_2 = 0$

For P_3 : bit locations 4, 5, 6, 7.

P_3 : 1, 0, 1

even parity: $P_3 = 0$

∴ Seven bit Hamming code is 1010101

Problem: Determine the single error-correcting code for the information code 10111 for odd parity.

Sol: Given information code is 10111

$$n = 5$$

Condition for error correcting (r) Hamming code is

Let us assume $k = 4$

$$2^k \geq n + k + 1$$

$$2^4 \geq 5 + 4 + 1$$

$$16 \geq 10$$

∴ Condition satisfied & total number of bits

in the code is $n+k$ i.e., 9 ($P_9 \dots P_1$)

and parity bits are P_1, P_2, P_3 & P_4 located at (1, 2, 4, 8)

$$2^0 \quad 2^1 \quad 2^2 \quad 2^3$$

| D_5 | P_4 | D_4 | D_3 | D_2 | P_3 | D_1 | P_2 | P_1 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

Bit locations
(1's place of P_i)

$P_1 \rightarrow 1, 3, 5, 7, 9$

for odd parity: $P_1 \rightarrow P_1, 1, 1, 0, 1$

$P_1 = 0$

$P_2 \rightarrow 2, 3, 6, 7$

for odd parity: $P_2 \rightarrow P_2, 1, 1, 0$

$P_2 = 1$

$P_3 \rightarrow 4, 5, 6, 7$

for odd parity: $P_3 \rightarrow P_3, 1, 1, 0$

$P_3 = 1$

$P_4 \rightarrow 8, 9$

for odd parity: $P_4 \rightarrow P_4, 1$

$P_4 = 0$

| | P_4 | P_3 | P_2 | P_1 |
|---|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |

∴ Total information bits of Hamming code is

10011110

* Detecting and correcting an error :-

→ In the last section we have seen how to construct Hamming code for given number of information bits. Now we will see how to use it to locate and correct an error.

→ To do this, each parity bit, along with its corresponding group of bits must be checked for proper parity.

The correct result marked by '0' otherwise '1'

→ After all parity checks, binary word is formed taking resulting bit for p_1 as LSB. This word gives bit location where error has occurred.

→ If word has all bits '0' then there is no error in the Hamming code.

Problem:- Assume that the even parity Hamming code is in example (0110011) is transmitted and that 0100011 is received. The receiver does not know what was transmitted. Determine bit location where error has occurred using received code.

Sol:- Step ①: Construct bit location table

$$n + k = 7$$

| | | | | | | | |
|---------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Received Code | D ₄ | D ₃ | D ₂ | P ₃ | D ₁ | P ₂ | P ₁ |
| | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

| | | | |
|---|----------------|----------------|----------------|
| | P ₃ | P ₂ | P ₁ |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |

Step ②: Check for parity bits

For p_1 : p_1 checks locations 1, 3, 5, 7

$$P_1: \textcircled{P_1}, 0, 0, 0$$

↓
1

There is a '1' in the group

∴ parity check for even parity is wrong → 1 (LSB)

for p_2 : $p_2 \rightarrow 2, 3, 6, 7$

$$\textcircled{P_2}, 0, 1, 0$$

↓
1

∴ parity check for even parity is correct → 0

For $p_3 : p_3 \rightarrow 4, 5, 6, 7$

$$\begin{matrix} (P_3), 0, 1, 0 \\ \downarrow \\ 0 \end{matrix}$$

\therefore parity check for even parity is wrong $\rightarrow 1$

The resultant word is $\begin{matrix} 2^2 & 2^1 & 2^0 \\ \boxed{1} & \boxed{0} & \boxed{1} \\ P_3 & P_2 & P_1 \rightarrow \text{LSB} \end{matrix}$

This says that bit in the number 5 location is in error. It is 0 and should be a 1.

\therefore The correct code is 0110011.

Problem :- The Hamming code 101101101 is received correct it if any errors. There are four parity bits and odd parity is used.

$$\begin{aligned} n+k &= 9 \\ k &= 4 \quad 2^2, 2^1, 2^0, 2^3 \\ n &= 5 \\ k &= 4 \end{aligned}$$

Sol :- (i) construct a bit location table

| | | | | | | | | |
|----|----|----|----|----|----|----|----|----|
| D5 | P4 | D4 | D3 | D2 | P3 | D1 | P2 | P1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

| | | | | |
|---|----|----|----|----|
| 0 | P4 | P3 | P2 | P1 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| A | 1 | 0 | 1 | 0 |
| B | 1 | 0 | 1 | 1 |
| C | 1 | 1 | 0 | 0 |
| D | 1 | 1 | 0 | 1 |
| E | 1 | 1 | 1 | 0 |
| F | 1 | 1 | 1 | 1 |

(ii) check for parity bits

$$P_1 \rightarrow 1, 3, 5, 7, 9 \rightarrow (P_1), 1, 0, 1, 1$$

\therefore parity check for odd parity is wrong $\rightarrow 1$ (LSB)

$$\text{For } P_2 \rightarrow 2, 3, 6, 7 \rightarrow (P_2), 1, 1, 1$$

\therefore parity check for odd parity is correct $\rightarrow 0$

$$\text{For } P_3 \rightarrow 4, 5, 6, 7 \rightarrow (P_3), 0, 1, 1$$

\therefore Parity check for odd parity is correct $\rightarrow 0$

For $p_4 \rightarrow 8, 9 \rightarrow p_4, 1 \rightarrow 0, 1$

\therefore parity check for odd parity is correct $\rightarrow 0$

The resultant word is $\boxed{0 \ 0 \ 0 \ 1} - 1$

1st location is in error. It is 1 and should be a '0'

\therefore The correct code is 101101100.

* Binary Storage and Registers

In digital systems when we have to store binary information we have to use binary cell.

Binary cell :- Binary cell stores only 1 bit of information.

\Rightarrow It has two stable states

1) set state (1)

2) Reset state (0)

\Rightarrow It is also called as Flipflop (or) One bit


Storage device (or) 1 bit memory storage device.

\rightarrow When we have to store more than 1 bit of information we have to use registers


Registers :- Group of binary cells / Flipflops is called Registers.

* when we have to store 8 bits of information require 8 bit register.

8-bit register.




Similarly, 16-bit register



For n bit of information storage we have to use n bit - Register

Example :-



* Binary logic :-

logic \rightarrow If the condition is satisfied \rightarrow True

If the condition is not satisfied \rightarrow False

True \Rightarrow Binary "1"

False \Rightarrow Binary "0"

Example 8 - Switch

Switch is closed \Rightarrow Binary '1'

Switch is open \Rightarrow Binary '0'

Switch is ON \Rightarrow '1'

Switch is OFF \Rightarrow '0'

Binary logic levels

| Binary 1 | Binary 0 |
|----------|----------|
| True | False |
| ON | OFF |
| Closed | Open |
| High | Low |
| 5V | 0V |

Binary logic are 2 types:

(i) positive binary logic

(ii) Negative binary logic

(i) positive binary logic

0V \Rightarrow Low Level \Rightarrow binary '0'

5V \Rightarrow High Level \Rightarrow binary '1'

(ii) Negative binary logic

0V \Rightarrow High Level \Rightarrow Binary '1'

5V \Rightarrow Low Level \Rightarrow Binary '0'

Boolean Algebra: Boolean Algebra is a set of rules, laws and theorems by which logical operations can be mathematically expressed. It is also known as switching algebra.

* It is one of the tools for designing of the digital system.

* In this, we use only 0's and 1's and $a, b, c, \bar{a}, \bar{b}, \bar{c}, \dots$

* Boolean algebra operations are

1) AND

2) OR

3) NOT

* These operations are performed by using logical operands, they are 0 & 1's.

* If TRUE it is represented by one (1).

* If FALSE it is represented by zero (0).

1) AND Operation:


⇒ If two (or) more operands are anded together then the result will be a logic 1, if all the operands are one.

⇒ When we use (0 & 1's) 2 operands, then the possible number of combinations are '4'. ($2^2 = 4$)

⇒ It is represented by (.) sign.

$$\begin{array}{l} 0 \text{ AND } 0 = 0 \\ 0 \text{ AND } 1 = 0 \\ 1 \text{ AND } 0 = 0 \\ 1 \text{ AND } 1 = 1 \end{array} \left\{ \begin{array}{l} 0 \cdot 0 = 0 \\ 0 \cdot 1 = 0 \\ 1 \cdot 0 = 0 \\ 1 \cdot 1 = 1 \end{array} \right.$$

Symbol:



* If A & B are the logical operands then 'y' is the

$$y = A \cdot B$$

* The 'y' is one only if A and B are one.

2) OR Operation:

→ If two or more operands are used, then the result will be a logic 1, if any one of the operand is a logic 1.

→ It has "four" possible combinations.

→ It is represented by positive sign.

$$\begin{array}{l} 0 \text{ OR } 0 = 0 \\ 0 \text{ OR } 1 = 1 \\ 1 \text{ OR } 0 = 1 \\ 1 \text{ OR } 1 = 1 \end{array} \left\{ \begin{array}{l} 0 + 0 = 0 \\ 0 + 1 = 1 \\ 1 + 0 = 1 \\ 1 + 1 = 1 \end{array} \right.$$

Symbol:



* If A & B are the operands and 'y' is the result of the "OR" operation then,

$$y = A + B$$

* If y is zero both A & B are zero

* The y is one when any one of the operand is one.

3) NOT Operation:

The NOT operation corresponds to the complementing the input variables. There could be only one input and one output and the output is NOT the input.

* Then the number of possible combination of the operands (0 & 1) are $2^1 = 2$.

* If the input $A = 1 \Rightarrow y = \bar{1} = 0$

* If the input $A = 0 \Rightarrow y = \bar{0} = 1$

| | | | |
|-----|-------|---|---------------|
| NOT | 0 = 1 | } | $\bar{0} = 1$ |
| NOT | 1 = 0 | | $\bar{1} = 0$ |

Symbol:



Inverter (or) complement

* If A is the input variable then the result of the NOT operation is, $y = \bar{A}$.

Axiomatic Definitions of Boolean Algebra:

(2)

Fundamental Postulates of Boolean Algebra:

⇒ Anything which is not proved but assumed to be TRUE is known as postulate.

⇒ The theorems of Boolean algebra can be derived from these postulates.

* If 'M' is used as a set and a & b are the elements. (2) two objects. Then, the notation

$a, b \in M$

1) An operation (\cdot) is defined such that,

(i) If $y = a \cdot b$ then $y = a \cdot b$ then, y belongs to M for $y \in M$ every pair of elements $a, b \in M$.

(ii) An operation $+$ is defined such that if $y = a + b$, then y belongs to M ($y \in M$) for every pair of elements $a, b \in M$.

2) (i) There exist an element 'one' in M such that $a \cdot 1 = a$ for every element $a \in M$.

(ii) There exist an element 'zero' in M such that $a + 0 = a$ for every element $a \in M$.

3) For a, b belongs to M ($a, b \in M$) the commutative law follows as if

(i) $a+b = b+a$

(ii) $a \cdot b = b \cdot a$

4) For a, b, c belongs M then, the distributive law holds as follows

(i) $a(b+c) = ab+ac$

(ii) $a+(b \cdot c) = (a+b) \cdot (a+c)$

5) For every element a belongs to M , there exist an element \bar{a} . such that,

(i) $a \cdot \bar{a} = 0$

(ii) $a + \bar{a} = 1$

6) There are atleast two elements a, b belongs to M . such that, $a \neq b$.

Basic Theorems & Properties of Boolean Algebra:-

Duality:- The principle of duality says that, starting with a boolean relation, you can derive another boolean relation by

(i) Changing each OR sign to AND sign

(ii) Changing each AND sign to OR sign

(iii) Complementing any 0 (or) 1 in the given expression by keeping literals as it is.

For eg:- what is Dual expression of $\text{Dual}(A+\bar{A})=1$

$$\neg A \cdot \bar{A} = 0$$

Note: Duality is very important property of Boolean Algebra or Switching Algebra.

⇒ For 'n' variables, maximum possible cell dual functions are $2^{(2^n/2)}$

Basic Theorems:

1) AND Operation Theorem:

(i) $A \cdot 0 = 0$

(ii) $A \cdot 1 = A$

(iii) $A \cdot A = A$

(iv) $A \cdot \bar{A} = 0$

Proof:

(i) $A \cdot 0 = 0$

if $A=0 \Rightarrow 0 \cdot 0 = 0$

if $A=1 \Rightarrow 1 \cdot 0 = 0$

(ii) $A \cdot 1 = A$

if $A=0 \Rightarrow 0 \cdot 1 = 0 \cdot 1 = 0$

if $A=1 \Rightarrow 1 \cdot 1 = 1$

(iii) $A \cdot A = A$

if $A=0 \Rightarrow 0 \cdot 0 = 0$

if $A=1 \Rightarrow 1 \cdot 1 = 1$

(iv) $A \cdot \bar{A} = 0$

if $A = 0 \implies 0 \cdot 1 = 0$

if $A = 1 \implies 1 \cdot 0 = 0$

Q. OR Operation Theorem:

(i) $A + 0 = A$

(ii) $A + 1 = 1$

(iii) $A + A = A$

(iv) $A + \bar{A} = 1$

Proof:

(i) $A + 0 = A$

if $A = 0 \implies 0 + 0 = 0$

if $A = 1 \implies 1 + 0 = 1$

(ii) $A + 1 = 1$

if $A = 0 \implies 0 + 1 = 1$

if $A = 1 \implies 1 + 1 = 1$

(iii) $A + A = A$

if $A = 0 \implies 0 + 0 = 0$

if $A = 1 \implies 1 + 1 = 1$

(iv) $A + \bar{A} = 1$

if $A = 0 \implies 0 + 1 = 1$

if $A = 1 \implies 1 + 0 = 1$

3. Involution Theorem (8) NOT Operation Theorem:

(i) $(A')' = A$

Proof:

if $A=0 \implies \bar{A}=1$ and $\overline{\bar{A}}=0$

if $A=1 \implies \bar{A}=0$ and $\overline{\bar{A}}=1$

Here, both A and $\overline{\bar{A}}$ are same.

4. Commutative Law:

(i) $A+B = B+A$

(ii) $A \cdot B = B \cdot A$

Proof:

(i) $A+B = B+A$

if $A=0; B=0$ then,

LHS = $0+0 = 0$ RHS = $0+0 = 0$

LHS = RHS

if $A=0; B=1$ then

LHS = $0+1 = 1$ RHS = $1+0 = 1$

LHS = RHS

if $A=1; B=0$ then,

(LHS) $1+0 = 0+1$ (RHS)

$1 = 1$

if $A=1; B=1$ then, $(1+0)+0 = (0+0)+1$

$$1+1+0 = 1+1+0 \Rightarrow (1+0)+0 = 1+(0+0)$$

(LHS) $1 = 1$ (RHS) $1+0 = 1+0+0$

(ii) $A \cdot B = B \cdot A$ $1 \cdot 1 = 1 \cdot 1 = (1 \cdot 1) \cdot 1$

if $A=0; B=0$ then, $0 \cdot 0 = 0 \cdot 0$

$$0 \cdot 0 = (0 \cdot 0) \cdot 1 = (0 \cdot 0) \cdot 1$$

(LHS) $0 = 0$ (RHS) $0 \cdot (0 \cdot 1)$

if $A=0; B=1$ then, $0 \cdot 1 = 1 \cdot 0$

$$0 \cdot 1 = 1 \cdot 0$$

(LHS) $0 = 0$ (RHS) $0 \cdot (1 \cdot 0)$

if $A=1; B=0$ then, $1 \cdot 0 = 0 \cdot 1$

$$1 \cdot 0 = 0 \cdot 1$$

(LHS) $0 = 0$ (RHS) $1 \cdot (0 \cdot 1)$

if $A=1; B=1$ then, $1 \cdot 1 = 1 \cdot 1$

$$1 \cdot 1 = 1 \cdot 1$$

(LHS) $1 = 1$ (RHS) $1 \cdot (1 \cdot 1)$

5) Associative Law: $(A+B)+C = A+(B+C)$

(i) $A+(B+C) = (A+B)+C = A+B+C$

(ii) $A \cdot (B \cdot C) = (A \cdot B) \cdot C = A \cdot B \cdot C$

Proof:

(i) $A+(B+C) = A+B+C$

if $A=0; B=0; C=1$

$$A + (B + C) = 0 + (0 + 1) = 0 + 1 = 1$$

$$(A + B) + C = (0 + 0) + 0 + 1 = 0 + 1 = 1$$

$$A + B + C = 0 + 0 + 1 = 1 \Rightarrow \text{LHS} = \text{RHS}$$

$$(ii) A \cdot (B \cdot C) = (A \cdot B) \cdot C = A \cdot B \cdot C \quad (A \cdot B = B \cdot A) \quad (iii)$$

$$\text{if } A=1; B=1; C=0 \Rightarrow 0 = A$$

$$A \cdot (B \cdot C) = 1 \cdot (1 \cdot 0) = 0$$

$$(A \cdot B) \cdot C = (1 \cdot 1) \cdot 0 = 0$$

$$A \cdot B \cdot C = 1 \cdot 1 \cdot 0 = 0$$

$$\therefore \text{LHS} = \text{RHS}$$

6) Distributive Law:

$$(i) A \cdot (B + C) = A \cdot B + A \cdot C$$

$$(ii) A + (B \cdot C) = (A + B) \cdot (A + C)$$

Proof:

$$(i) A \cdot (B + C) = A \cdot B + A \cdot C$$

$$\text{LHS} = A \cdot (B + C) \quad \text{RHS} = A \cdot B + A \cdot C$$

$$\text{if } A=1; B=1; C=1$$

$$\text{LHS} = 1 \cdot (1 + 1) \quad \text{RHS} = 1 \cdot 1 + 1 \cdot 1$$

$$1 + 1 + 1 = 1 \cdot 1 + 1 + 1 = 1 + 1$$

$$1 + 1 + 1 = 1 + 1$$

$$1 + 1 + 1 = 1 + 1$$

$$\text{LHS} = \text{RHS}$$

$$1 + 1 + 1 = (1 + 1) + 1$$

$$1 = 1 \Rightarrow 1 = 1$$

⇒ Auxiliary Laws:

(i) $A + A \cdot B = A$

(ii) $A + \bar{A} \cdot B = A + B$

(iii) $AB + BC + \bar{B}C = AB + C$

Proof:

(i) $A + A \cdot B = A$

LHS = $A + A \cdot B$
 $= A(1 + B)$
 $= A(1)$
 $= A$

(∵ $1 + B = 1$)

(ii) $A + \bar{A} \cdot B = A + B$

LHS = $A + \bar{A} \cdot B$
 $= A \cdot 1 + \bar{A} \cdot B$
 $= A \cdot (B + \bar{B}) + \bar{A} \cdot B$
 $= \bar{A} \cdot B + A \cdot \bar{B} + \bar{A} \cdot B$
 $= \bar{A} \cdot B + A \cdot \bar{B} + A \cdot B + \bar{A} \cdot B$
 $= \bar{A} \cdot B + A \cdot \bar{B} + AB + \bar{A} \cdot B$

$\left. \begin{aligned} \therefore A \cdot 1 &= A \\ A \cdot A &= A \\ A + A &= A \end{aligned} \right\}$

| A | B | $A + \bar{A} \cdot B$ | $A + B$ |
|---|---|-----------------------------------|---------|
| 1 | 1 | $1 + 1 \cdot 1 = 1 + 1 = 1$ | 1 |
| 1 | 0 | $1 + \bar{1} \cdot 0 = 1 + 0 = 1$ | 1 |
| 0 | 1 | $0 + \bar{0} \cdot 1 = 0 + 1 = 1$ | 1 |
| 0 | 0 | $0 + \bar{0} \cdot 0 = 0 + 0 = 0$ | 0 |

(iii) $\overline{AB} + BC + \overline{B}C = \overline{AB} + C$

LHS = $\overline{AB} + BC + \overline{B}C$
 $= \overline{AB} + C(B + \overline{B})$
 $= \overline{AB} + C$
 $= \text{RHS}$

Note :-

(1) $\overline{A} + AB = \overline{A} + B$

(2) $\overline{A} + A\overline{B} = \overline{A} + \overline{B}$

8) Demorgan's Theorem:

Demorgan's theorem is used in simplifying expression in which product (or) sum variables involved.

(1) $\overline{A \cdot B} = \overline{A} + \overline{B}$

(2) $\overline{A + B} = \overline{A} \cdot \overline{B}$

Proof: The complement of the product is equals to the sum of the individual complements.

Truth Table:

| A | B | $\overline{A \cdot B}$ | $\overline{A} + \overline{B}$ |
|---|---|------------------------|-------------------------------|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |

The complement of sum is equals to the product of the individual complements. ⑦

| A | B | $A+B$ | $\overline{A+B}$ | \overline{A} | \overline{B} | $\overline{A} \cdot \overline{B}$ |
|---|---|-------|------------------|----------------|----------------|-----------------------------------|
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 |

9) Transposition Theorem:

$$(A+B) \cdot (A+C) = A+BC$$

proof: Take LHS, -

$$(A+B) \cdot (A+C)$$

$$\equiv A \cdot A + A \cdot C + B \cdot A + B \cdot C$$

$$\equiv A + AC + AB + BC \quad (\because A \cdot A = A)$$

$$= A(1+C) + AB + BC \quad (\because 1+C=1)$$

$$= A \cdot 1 + AB + BC$$

$$= A + AB + BC$$

$$= A(1+B) + BC$$

$$= A \cdot 1 + BC \quad (\because A \cdot 1 = A)$$

$$= A + BC$$

= RHS

10) Distribution Theorem:

$$A + BC = (A+B)(A+C)$$

Consider LHS,

$$A + BC = \text{LHS}$$

Proof: Take RHS = $(A+B)(A+C)$

$$= A \cdot A + A \cdot C + B \cdot A + B \cdot C$$

$$= A + AC + AB + BC$$

$$= A(1+C) + AB + BC$$

$$= A \cdot 1 + AB + BC$$

$$= A + AB + BC$$

$$= A(1+B) + BC$$

$$= A \cdot 1 + BC$$

$$= A + BC$$

$$= \text{LHS}$$

ii) Consensus Theorem:

⇒ This theorem is used to eliminate redundant term.

⇒ It is applicable only when if a boolean function,

(i) contains 3-variables

(ii) each variable used 2-times

(iii) Only one variable is in complemented (or) uncomplemented form.

(iv) Then the related terms to that complemented (or) uncomplemented variable is the answer.

For example:

(i) $\overline{AB} + \overline{AC} + BC = ?$

So: Here, number of variables = 3 i.e., A, B, C
each used 2 times

Complemented variable is 'A'

So, $\overline{AB} + \overline{AC} + BC = \overline{AB} + \overline{AC}$

Here, BC is the redundant term.

(ii) Solve the given expression using consensus theorem

$\overline{A}\overline{B} + AC + B\overline{C} + \overline{B}C + AB$

$= \overline{A}\overline{B} + AC + B\overline{C} + \overline{B}C + AB$

$= \overline{A}\overline{B} + AC + B\overline{C} + AB$

$= \overline{A}\overline{B} + AC + AB$

12) Complementary Theorem:

For obtaining complement expression we changes each OR sign by AND sign and vice-versa

Complement any '0' and '1' appearing in expression

Complement the individual literals


Ex: - Write complement function of

$f = A\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C}$

\overline{f} = complement of f

$f = (A+B+\overline{C})(\overline{A}+\overline{B}+C)(\overline{A}+B+C)$

Boolean Function Representation



Eg:- $F(A,B,C) = \bar{A}BC + ABC + \bar{A}BC$ Eg:- $F(A,B,C) = A + BC + \bar{A}\bar{B}C$

* All these literals and terms are arranged in one of the two forms:

- 1) Sum of product form (SOP) and
- 2) Product of sum form (POS)

1) Sum of product Form (SOP):

⇒ A sum of products (SOP) is a group of product terms ORed together.

⇒ The SOP expression usually takes the forms of two or more variables ANDed together.

Example: 1) $f(A,B,C) = \bar{A}BC + \overbrace{ABC}^{\text{sum}}$
↑ ↑
product terms

2) $f(P,Q,R,S) = \overbrace{\bar{P}Q + QR + RS}^{\text{sum}}$
↑ ↑ ↑
product terms

⇒ SOP forms are used to write logical expression for the output becoming logical '1'.

→ If each term in SOP form contains all the literals then the SOP form is known as standard (or) canonical SOP form

→ Each individual term in the standard SOP form is called minterm. Therefore, canonical form is also known as minterm canonical form.

For eg: $f(A,B,C) = ABC + ABC + \bar{A}BC + A\bar{B}C$

Each product term consists of all literals in either complemented (or) uncomplemented form
Standard SOP form

2) Standard POS Form (or) Maxterm Canonical Form:

→ If each term in POS form contains all the literals then the POS form is known as standard (or) canonical POS form

→ Each individual term in the standard POS form is called maxterm. Therefore, canonical POS form is also known as maxterm canonical form.

For example: $f(A,B,C) = (A+B+C) \cdot (A+\bar{B}+C)$

Each sum term consists of all literals either complemented (or) uncomplemented form

(iii) Expand the terms and reorder literals

$$-f(A, B, C) = -ABC + A\bar{B}C + ABC + AB\bar{C} + ABC + \bar{A}BC$$

(iv) Omit repeated product terms (or) neglect them

$$-f(A, B, C) = \overbrace{-ABC + ABC + ABC + AB\bar{C} + \bar{A}BC + \bar{A}BC}$$

$$\therefore -f(A, B, C) = -ABC + A\bar{B}C + AB\bar{C} + \bar{A}BC$$

Example 2: Convert the given expression in standard SOP form.

$$-f(A, B, C) = -A + ABC$$

$$-f(A, B, C) = A(B + \bar{B})(C + \bar{C}) + ABC$$

$$-f(A, B, C) = A(BC + B\bar{C} + \bar{B}C + \bar{B}\bar{C}) + ABC$$

$$-f(A, B, C) = \overbrace{-ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC}$$

$$\therefore -f(A, B, C) = -ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} \quad [\because A + A = A]$$

Steps to convert POS to standard POS form:

(i) Find the missing literals in each sum term if any.

(ii) OR each sum term having missing literals with terms from by ANDing the literal and its complement.

(iii) Expand the terms by applying distributive law and reorder the literals in the sum terms.


(iv) Reduce the expression by omitting repeated sum terms if any because $A \cdot A = A$

Example ①:- Convert the given expression in standard POS form.

$$f(A, B, C) = (A+B)(B+C)(A+C)$$

so:- (i) finding the missing literal in each term

$$f(A, B, C) = (A+B) \cdot (B+C) \cdot (A+C)$$



(ii) OR sum term with missing literal. Its complement

$$f(A, B, C) = (A+B) + C \cdot \bar{C} \cdot (B+C) + (A \cdot \bar{A}) \cdot (A+C) + (B \cdot \bar{B})$$

(iii) Expand the terms and reorder literals

$$f(A, B, C) = (A+B+C) \cdot (A+B+\bar{C}) \cdot (B+C+A) \cdot (B+C+\bar{A}) \cdot (A+B+C) \cdot (A+\bar{B}+C)$$

(iv) Omit repeated sum terms

$$\therefore f(A, B, C) = (A+B+C) \cdot (A+B+\bar{C}) \cdot (\bar{A}+B+C) \cdot (A+\bar{B}+\bar{C}) \quad [\because A \cdot A = A]$$

Example ②:- Convert the given expression in standard POS form

$$Y = A \cdot (A+B+C)$$

$$Y = A \cdot (A+B+C)$$

$$Y = A + (B \cdot \bar{B}) + (C \cdot \bar{C}) \cdot (A+B+C)$$

$$Y = (A+B \cdot \bar{B} + C \cdot \bar{C}) \cdot (A+B+C)$$

$$Y = (A + (B \cdot \bar{B}) + C) \cdot (A + (B \cdot \bar{B}) + \bar{C}) \cdot (A + B + C)$$

$$Y = (A + B + C) \cdot (A + \bar{B} + C) \cdot (A + B + \bar{C}) \cdot (A + \bar{B} + \bar{C})$$

$$(A + B + C)$$

$$\therefore Y = (A + B + C) \cdot (A + \bar{B} + C) \cdot (A + B + \bar{C}) \cdot (A + \bar{B} + \bar{C})$$

* M-Notations: Minterms and Maxterms

→ Each individual term in standard SOP form is called minterm and each individual term in standard POS form is called maxterm.

→ The concept of minterms and maxterms allows us to introduce a very convenient shorthand notations to express logical functions.

→ n - binary variables have 2^n possible combinations and each of these possible combination is called "Minterm (or) Standard product".

Representation: Minterm $\Rightarrow \sum m(\dots)$

Maxterm $\Rightarrow \prod M(\dots)$

→ Maxterm is the complement of corresponding minterm i.e., $M = \bar{m}$

For 3 variable:

| $A B C$ | Minterms (m_i) | Maxterms (M_i) |
|---------|---------------------------------|-------------------------------------|
| 0 0 0 | $\bar{A} \bar{B} \bar{C} = m_0$ | $A + B + C = M_0$ |
| 0 0 1 | $\bar{A} \bar{B} C = m_1$ | $A + B + \bar{C} = M_1$ |
| 0 1 0 | $\bar{A} B \bar{C} = m_2$ | $A + \bar{B} + C = M_2$ |
| 0 1 1 | $\bar{A} B C = m_3$ | $A + \bar{B} + \bar{C} = M_3$ |
| 1 0 0 | $A \bar{B} \bar{C} = m_4$ | $\bar{A} + B + C = M_4$ |
| 1 0 1 | $A \bar{B} C = m_5$ | $\bar{A} + B + \bar{C} = M_5$ |
| 1 1 0 | $A B \bar{C} = m_6$ | $\bar{A} + \bar{B} + C = M_6$ |
| 1 1 1 | $A B C = m_7$ | $\bar{A} + \bar{B} + \bar{C} = M_7$ |

Minterms and maxterms for three variables

- ⇒ From this above table we conclude that
- ⇒ Each minterm is represented by m_i and each maxterm is represented by M_i , where the subscript 'i' is the decimal number equivalent of the natural binary number.
- ⇒ In minterm we assign '1' to each uncomplemented variable and '0' to each complemented variable.
- ⇒ In maxterms we assign '0' to each uncomplemented variable and '1' to each complemented variable.

For example: Let us consider, the following truth table

| Input (3-variables) | | | Output (Y) |
|---------------------|---|---|------------|
| A | B | C | Y |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

The standard sum of product form is as,

$$f(A, B, C) = \sum m(3, 5, 6, 7) \rightarrow (1)$$

$$\therefore Y = m_3 + m_5 + m_6 + m_7$$

$$\text{also, } Y = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

The standard product of sum form is as,

$$f(A, B, C) = \prod M(0, 1, 2, 4) \rightarrow (2)$$

$$\therefore Y = M_0 \times M_1 \times M_2 \times M_4$$

also,

$$Y = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+C)$$

Note: We also conclude that, from equation ①
and from equation ② if,

$$Y = \sum m(3, 5, 6, 7)$$

$$Y = \prod M(0, 1, 2, 4)$$

Algebraic Simplification:

simplify the following expression:

(i) $A \cdot \bar{A}C$

$$\Rightarrow A \cdot \bar{A}C$$

$$0 \cdot C$$

$$= 0$$

$$\therefore A \cdot \bar{A}C = 0$$

[∵ from AND operation theorem

$$A \cdot \bar{A} = 0]$$

(ii) $ABCD + A\bar{B}CD$

$$= ABD(C)$$

$$= ABD \cdot 1$$

$$= ABD$$

$$\therefore ABCD + A\bar{B}CD = ABD$$

[∵ from OR operation

theorem $1 + C = 1$ and,

AND operation $A \cdot 1 = A]$

(iii) $ABCD + A\bar{B}CD$

$$= ACD(B + \bar{B})$$

$$= ACD \cdot 1$$

$$= ACD$$

$$\therefore ABCD + A\bar{B}CD = ACD$$

[∵ $B + \bar{B} = 1$

$A \cdot 1 = A]$

(iv) $A(A+B)$

$$= A \cdot A + A \cdot B$$

$$= A + AB + BA + A \cdot A$$

$$= A(1+B)$$

$$= A \cdot 1 = A$$

$$\therefore A(A+B) = A$$

$1+B = 1,$

$A \cdot 1 = A]$

$$\begin{aligned}
 \text{(v)} \quad & -AB + ABC + AB(D+E) \\
 & = -AB(1+C+D+E) \\
 & = -AB \cdot 1 \\
 & = -AB
 \end{aligned}$$

$AB + AB + AB = 3AB$
 $AB + (AB + AB) = AB + 2AB = 3AB$
 $AB + 1 \cdot AB = AB + AB = 2AB$
 $AB + 1 \cdot AB = AB + AB = 2AB$

$$\therefore -AB + ABC + AB(D+E) = -AB$$

$$\begin{aligned}
 \text{(vi)} \quad & xy + xyz + xy\bar{z} + \bar{x}yz \\
 & = xy(1+z) + xy\bar{z} + \bar{x}yz
 \end{aligned}$$

$$\begin{aligned}
 & = xy \cdot 1 + xy\bar{z} + \bar{x}yz \\
 & = xy + xy\bar{z} + \bar{x}yz
 \end{aligned}$$

$$\begin{aligned}
 & = xy(1+\bar{z}) + \bar{x}yz \\
 & = xy \cdot 1 + \bar{x}yz
 \end{aligned}$$

$$\begin{aligned}
 & = y(x + \bar{x}z) \\
 & = y(x+z)
 \end{aligned}$$

\therefore from Auxiliary laws $A + \bar{A}B = A + B$

$$\therefore xy + xyz + xy\bar{z} + \bar{x}yz = y(x+z)$$

$$\text{(vii)} \quad \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC$$

$$\begin{aligned}
 & = \bar{A} \cdot \bar{C} (B + \bar{B}) + \bar{A}BC \\
 & = \bar{A} \cdot \bar{C} \cdot 1 + \bar{A}BC
 \end{aligned}$$

$$\begin{aligned}
 & = \bar{A} \cdot \bar{C} + \bar{A}BC \\
 & = \bar{A}(\bar{C} + BC)
 \end{aligned}$$

$$\begin{aligned}
 & = \bar{A}(B + \bar{C}) \\
 & \therefore \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC = \bar{A}(B + \bar{C})
 \end{aligned}$$

$$\therefore \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC = \bar{A}(B + \bar{C})$$

$$(viii) -ABC + A\bar{B}C + AB\bar{C}$$

$$= AC(B + \bar{B}) + AB\bar{C}$$

$$= AC \cdot 1 + AB\bar{C}$$

$$= AC + AB\bar{C}$$

$$= AC + \bar{C} \cdot B$$

$$= AC + B$$

$$\therefore -ABC + A\bar{B}C + AB\bar{C} = AC + B$$

$$(ix) \bar{A}BC\bar{D} + B\bar{C}\bar{D} + B\bar{C}D + B\bar{C}D$$

$$= B\bar{C}\bar{D}(\bar{A} + 1) + B\bar{C}D + B\bar{C}D$$

$$= B\bar{C}\bar{D} + B\bar{C}\bar{D} + B\bar{C}D + B\bar{C}D$$

$$= B\bar{D}(\bar{C} + \bar{C}) + B\bar{C}D$$

$$= B\bar{D} \cdot 1 + B\bar{C}D$$

$$= B\bar{D} + B\bar{C}D$$

$$= B(\bar{D} + \bar{D}\bar{C})$$

$$= B(\bar{D} + \bar{C})$$

$$\therefore \bar{A}BC\bar{D} + B\bar{C}\bar{D} + B\bar{C}D + B\bar{C}D = B(\bar{D} + \bar{C})$$

$$(x) -AC + C(A + \bar{A}B)$$

$$= -AC + C(A + \bar{A}B)$$

$$= -AC + AC + \bar{A}BC$$

$$= -AC + \bar{A}BC$$

$$= C(A + \bar{A}B)$$

$$= C(A + B)$$

$$\therefore -AC + C(A + \bar{A}B) = C(A + B)$$

$$\begin{aligned}
 \text{(xi)} \quad & \overline{A}B\overline{C}D + \overline{A}BCD + ABD \\
 &= \overline{A}BD(C+\overline{C}) + ABD \\
 &= \overline{A}BD \cdot 1 + ABD \quad [\because A+\overline{A}=1 \ \& \ A \cdot 1=A] \\
 &= \overline{A}BD + ABD \\
 &= BD(\overline{A}+A) \quad [\because A+\overline{A}=1] \\
 &= BD \cdot 1 \quad [\because A \cdot 1=A] \\
 &= BD \\
 \therefore \quad & \overline{A}B\overline{C}D + \overline{A}BCD + ABD = BD
 \end{aligned}$$

$$\begin{aligned}
 \text{(xii)} \quad & \overline{A} + \overline{A}B + A\overline{B} \\
 &= \overline{A} + \overline{A}B + A\overline{B} \\
 &= \overline{A} + B + A\overline{B} \quad [\because \overline{A} + \overline{A}B = \overline{A} + B] \\
 &= \overline{A} + A + B \quad [B + \overline{B}A = A + B] \\
 &= A + B \quad [A + A = A]
 \end{aligned}$$

$$\begin{aligned}
 \text{(xiii)} \quad & \overline{\overline{A}B + \overline{A} + AB} \\
 &= \overline{\overline{A}B + \overline{A} + AB} \quad [\because \overline{\overline{A}B} = \overline{A} + \overline{B}] \\
 &= \overline{\overline{A} + \overline{B} + \overline{A} + B} \quad [A + \overline{A}B = A + B] \\
 &= \overline{\overline{A} + 1} \quad [\overline{A} + \overline{A}B = \overline{A} + B] \\
 &= \overline{1} = 0 \quad [B + \overline{B} = 1, \ \overline{A} + \overline{A} = \overline{A}] \\
 \therefore \quad & \overline{\overline{A}B + \overline{A} + AB} = 0 \quad [\& \ \overline{A} + 1 = 1]
 \end{aligned}$$

$$\begin{aligned}
 \text{(xiv)} \quad & \overline{A}B + \overline{A}C + A\overline{B}C \quad (\overline{A}B + C) \\
 &= \overline{A}B + \overline{A}C + A\overline{B}C + A\overline{B}C \cdot C \\
 &= \overline{A}B + \overline{A}C + 0 + A\overline{B}C \quad [\because B \cdot \overline{B} = 0] \\
 & \quad \quad \quad [C \cdot C = C]
 \end{aligned}$$

$$\begin{aligned}
&= AB + \bar{A} + \bar{C} + \bar{A}\bar{B}C && [\because \bar{A}\bar{B} = \overline{A+B}] \\
&= \bar{A} + B + \bar{C} + \bar{A}\bar{B}C && [\text{Demorgan's theorem}] \\
&= \bar{A} + \bar{A}\bar{B}C + B + \bar{C} && [\because A + \bar{A}B = A + B] \\
&= \bar{A} + \bar{B}C + B + \bar{C} && [\because \bar{A} + \bar{A}B = \bar{A} + B] \\
&= \bar{A} + B + \bar{C} + \bar{B}C && [\because A + \bar{A}B = A + B] \\
&= \bar{A} + B + \bar{C} + \bar{B} \\
&= \bar{A} + \bar{C} + 1 \\
&= 1
\end{aligned}$$

$$\therefore AB + \bar{A}\bar{C} + \bar{A}\bar{B}C = 1$$

(xv) Simplify the expression $Z = AB + \bar{A}\bar{B}(\bar{A} + \bar{C})$

Step 1: Apply the Demorgan's theorem and multiply out all terms to get expression in sum of product form.

$$Z = AB + \bar{A}\bar{B}(\bar{A} + \bar{C})$$

$$Z = AB + \bar{A}\bar{B}(\bar{A} + \bar{C})$$

$$Z = AB + \bar{A}\bar{B}(A + C) \quad [\because \bar{\bar{A}} = A]$$

$$Z = AB + \bar{A}\bar{B}A + \bar{A}\bar{B}C$$

Step 2: Search for common terms for factorization and apply boolean rules

$$Z = AB + \bar{A}\bar{B}A + \bar{A}\bar{B}C$$

$$Z = AB + \bar{A}\bar{B} + \bar{A}\bar{B}C$$

$$Z = AB + \bar{A}\bar{B}(C + C)$$

$$Z = A(B + \bar{B})$$

$$Z = A \cdot 1$$

$$Z = A$$

Digital Logic - Gates:

Logic Operators:- We know that, to represent and solve arithmetic expression we use arithmetic operators such as +, -, x and ÷.

* Similarly, we can use logical operators to represent and solve logical expressions.

* There are three basic logical operators: NOT / INVERT, AND and OR.

Logic Gates:

* Logic gates are most fundamental digital circuits that can be constructed from diodes, transistors and resistors connected in such a way that the circuit output is the result of a basic logic operation (OR, AND, NOT) performed on the inputs

* Logic gate is a digital circuit that has one or more inputs and one output.

* The function of each logic gate will be represented by boolean expression

* The boolean '0' & '1' represents the "Logic Level".

| Logic '0' | Logic '1' |
|-------------|---------------|
| False | True |
| OFF | ON |
| Low | High |
| NO | Yes |
| Open switch | Closed switch |

* The operation of a logic gate can be easily understood with the help of "truth table".

* A truth table is a table that shows all the input & output possibilities of a logic circuit. i.e., the truth table indicates the outputs for different possibilities of the inputs.

* The number of input combinations will equal 2^N for an N-input truth table.

Classification of Logic Gates:

Logic Gates:

Basic gates

(NOT, AND, OR)

Universal gates

(NAND, NOR)

Other gates

(EXOR, EXNOR)


Basic Gates:

* NOT Gate (or) Inverter:

→ NOT gate is a logic circuit with only one input and one output and carries out the "NOT" operation.

→ The inverter (or) NOT circuit performs a basic logic function called "inversion" (or) "complementation".

→ The inverter changes one logic level to its opposite.



| Input | output |
|-------|---------------|
| A | $y = \bar{A}$ |
| 0 | 1 |
| 1 | 0 |

Truth Table

A 0 1 0 1


y 1 0 1 0

waveform

→ NOT gate IC Number: 7404

The AND Gate:

- * The AND gate performs logical multiplication, more commonly known as the AND function.
- * The AND gate may have two (or) more inputs and a single output.




Logic Symbol for a two input AND gate

Truth Table:

| Inputs | | output |
|--------|---|----------|
| A | B | $Y = AB$ |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

wave-form:




Logic: In AND gate, all inputs must be high to get a high output.

- * AND gate IC number is 7408

The OR Gate:

- * The OR gate performs logical addition, more commonly known as the OR function.
- * The OR gate is a logic circuit to perform the OR operation.
- * The OR gate has two (or) more input signals but only one output signal.


Logic: If any one of the input is high, the output is high.



Truth Table:

| Inputs | | output |
|--------|---|-----------|
| A | B | y = A + B |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Waveforms:



Logic Symbol for a two input OR gate

⇒ OR gate IC number is 7432


* Universal Logic Gates:

NAND Gate:

⇒ The term NAND is a contraction of NOT-AND and implies an AND-function with inverted output

⇒ The NAND gate has two (or) more inputs but only one output.

Logic:- All inputs must be high to get a low output.



Truth Table:


| Inputs | | Output |
|--------|---|------------|
| A | B | y = AB-bar |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Logic structure of a NAND gate


Logic symbol for a two input NAND gate

⇒ NAND gate is a universal gate it can be used to construct an NOT gate, AND gate, OR gate and other gates.



(i) NOT gate: (ii) AND gate: Waveform:




Input is A
Output is
 $y = \overline{A \cdot A}$
 $y = \overline{A}$



$y = \overline{A \cdot B} \cdot \overline{A \cdot B}$
 $y = \overline{A \cdot B}$
 $y = AB$




(iii) OR Gate:



$y = \overline{A} \cdot \overline{B}$
 $y = \overline{A + B}$
 $y = A + B$

(iv) EX-OR Gate:



$y = \overline{(\overline{A + AB})(\overline{B + AB})}$

$y = \overline{\overline{A + AB} + \overline{B + AB}}$

$y = \overline{A \cdot \overline{AB} + B \cdot \overline{AB}}$

$y = A \cdot \overline{AB} + B \cdot \overline{AB}$

$y = A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B})$

$y = A\overline{B} + \overline{A}B = \overline{A}B + A\overline{B}$

$y = A \oplus B$


⇒ NAND gate IC number is 7400

NOR Gate:

⇒ The term NOR is a contraction of NOT-OR and implies an OR function with an inverted output.

⇒ The NOR gate has two (or) more input signals but only one output signal.

Logic: - All inputs must be low to get a high output



OR + NOT

$$y = \text{NOT}(A \text{ OR } B)$$

Logic structure of a NOR gate

Truth Tables:

| Inputs | | output |
|--------|---|----------------------|
| A | B | $y = \overline{A+B}$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Logic symbol for a two input NOR gate

→ NOT gate is a universal logic gate it can be used to construct an NOT gate, OR gate & other gates.

(i) NOT gate:




Input is A

Output is

$$y = \overline{A+A}$$

$$y = A$$

(ii) AND gate:



$$y = \overline{\overline{A+B}} = \overline{A \cdot B}$$

$$y = A \cdot B$$


Waveform:

A: 0 0 1 1

B: 0 1 0 1

y: 1 0 0 0

(iii) OR gate:




$$y = \overline{\overline{A+B} + \overline{A+B}}$$

$$y = \overline{\overline{A+B}}$$

$$y = A+B$$

(iv) EX-OR gate:



$$y = \overline{\overline{A+B} + \overline{B+A}}$$

$$y = \overline{A+B} + \overline{B+A}$$

$$y = A \oplus B$$

→ NOR gate IC number 7402

Other Gates:

Exclusive OR Gate (XOR) EX-OR Gate:


→ An exclusive OR gate is a logic circuit, which has two (or) more inputs and one output.

Logic: The output is a logic 1 only when there are odd number of 1's at the input.

→ It acts like as an "odd number of 1's detector" in the input. It is also called "stairs case switch".

→ It is mostly used in "parity generation and detection".


Logic Symbol:



Truth Table:

| Inputs | | Output |
|--------|---|------------------|
| A | B | $y = A \oplus B$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Waveforms:



→ IC Number of EX-OR gate is 7486

→ Boolean function of 2 input EX-OR operation is

$$y = A \oplus B = \bar{A}B + A\bar{B}$$

→ From the truth table, we can say when both the inputs are same then output becomes low (or) logic "0".

i.e., If $A=B \rightarrow y=0$ and

If $A \neq B \rightarrow y=1$

The Exclusive NOR gate (XNOR) gate:

→ It is also called "Equivalence gate" (XNOR)


"Coincidence Logic Circuit"

Logic: The EX-NOR gate has two (or) more inputs but only one output. When both the inputs are same then output becomes high (1).

→ It acts like as an "even number of 1's detector" when number of input variables are even and also called "odd number of 1's detector" when number of input variables are odd.

Truth Table:

| Inputs | | Output |
|--------|---|-----------------|
| A | B | $y = A \odot B$ |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



$$y = A \text{ XNOR } B$$


$$y = \overline{A \oplus B}$$

$$y = A \odot B$$

$$y = \overline{A \oplus B}$$

Logic Symbol

→ for EX-NOR gate



EX-OR + NOT

Logic Structure

→ for EX-NOR gate

→ Boolean function of 2-input EX-NOR:

Operation is as, $y = A \odot B = \overline{A \oplus B} = \overline{AB + \overline{A}\overline{B}}$

$$\therefore y = \overline{AB + \overline{A}\overline{B}} = A \odot B$$




→ "EXNOR" operation like an exor gate followed by an "INVERTER".

⇒ If $A=B \Rightarrow y=1$ and

If $A \neq B \Rightarrow y=0.$

⇒ EX-NOR gate IC number is 74266.

Waveform:



Note:

* $A \oplus A \oplus A \oplus \dots$ upto n terms
 = 0, when n = even
 = A, when n = odd

* $\neg A \oplus \neg A \oplus \neg A \oplus \dots$ upto n terms
 = 1, when n = even
 = $\neg A$, when n = odd

UNIT-II

Gate Level Minimization


* The Map Method.

- This Method is developed by Karnaugh in 1953
- K-map method is used to simplify boolean algebraic expressions
- The "Karnaugh map" is a graphical chart which provides a systematic method for simplifying and manipulating the Boolean expressions (or) to convert a truth table to its corresponding logic circuit in a simple, orderly process
- In this technique, the information contained in a truth table (or) available in sop (or) pos form is represented on k-map. It contains boxes called cells.
- It is generally used up to 6-variables
- In an n-variable k-map there are 2^n cells
- "Gray Code" has been used for the identification of cells.


* Two-Variable K-map:

→ 2 variable K-map contains $2^2 = 4$ cells

→ Four minterms (or) Maxterms



(For SOP)




(For POS)


* Three-Variable K-map:-

→ 3 variable K-map contains $2^3 = 8$ cells

→ Eight minterms (or) Maxterms



(For SOP)



(For POS)

* Four-Variable K-map:-

→ 4 variable K-map contains $2^4 = 16$ cells

→ 16 minterms (or) Maxterms.

| | | | | | |
|----|----|------------------|------------|----------|------------|
| | | CD | | | |
| | | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
| AB | 00 | m_0 | m_1 | m_3 | m_2 |
| | 01 | m_4 | m_5 | m_7 | m_6 |
| | 11 | m_{12} | m_{13} | m_{15} | m_{14} |
| | 10 | m_8 | m_9 | m_{11} | m_{10} |

(For SOP)

| | | | | | |
|----|----|-------------|-------------|-------------------|-------------|
| | | $\bar{C}+D$ | | | |
| | | CD | $C+\bar{D}$ | $\bar{C}+\bar{D}$ | $\bar{C}+D$ |
| AB | 00 | M_0 | M_1 | M_3 | M_2 |
| | 01 | M_4 | M_5 | M_7 | M_6 |
| | 11 | M_{12} | M_{13} | M_{15} | M_{14} |
| | 10 | M_8 | M_9 | M_{11} | M_{10} |

(For POS)

* Five-variable k-map:

→ Five-variable k-map contains $2^5 = 32$ cells

→ 32 minterms (or) Maxterms

→ Here, we have $f(A, B, C, D, E)$

For A = 0

| | | | | | |
|----|------------------|------------------|------------|----------|------------|
| | | DE | | | |
| | | $\bar{D}\bar{E}$ | $\bar{D}E$ | DE | $D\bar{E}$ |
| BC | $\bar{B}\bar{C}$ | m_0 | m_1 | m_3 | m_2 |
| | $\bar{B}C$ | m_4 | m_5 | m_7 | m_6 |
| | $B\bar{C}$ | m_{12} | m_{13} | m_{15} | m_{14} |
| | BC | m_8 | m_9 | m_{11} | m_{10} |

[From (0-15)]

For A = 1

| | | | | | |
|----|------------------|------------------|------------|----------|------------|
| | | DE | | | |
| | | $\bar{D}\bar{E}$ | $\bar{D}E$ | DE | $D\bar{E}$ |
| BC | $\bar{B}\bar{C}$ | m_{16} | m_{17} | m_{19} | m_{18} |
| | $\bar{B}C$ | m_{20} | m_{21} | m_{23} | m_{22} |
| | $B\bar{C}$ | m_{28} | m_{29} | m_{31} | m_{30} |
| | BC | m_{24} | m_{25} | m_{27} | m_{26} |

[From (16-31)]

(For SOP)

FOR $A=0 (A)$

| | | | | | |
|-------------------|-----------------|-----------------|-----------------|-------------------|-------------|
| BC \ DE | DE | D+E | D+E | $\bar{D}+\bar{E}$ | $\bar{D}+E$ |
| B+C | M ₀ | M ₁ | M ₃ | M ₂ | |
| B+C | M ₄ | M ₅ | M ₇ | M ₆ | |
| $\bar{B}+\bar{C}$ | M ₁₂ | M ₁₃ | M ₁₅ | M ₁₄ | |
| $\bar{B}+C$ | M ₈ | M ₉ | M ₁₁ | M ₁₀ | |

FOR $A=1 (\bar{A})$

| | | | | | |
|-------------------|-----------------|-----------------|-----------------|-------------------|-------------|
| BC \ DE | DE | D+E | D+E | $\bar{D}+\bar{E}$ | $\bar{D}+E$ |
| B+C | M ₁₆ | M ₁₇ | M ₁₉ | M ₁₈ | |
| B+C | M ₂₀ | M ₂₁ | M ₂₃ | M ₂₂ | |
| $\bar{B}+\bar{C}$ | M ₂₇ | M ₂₈ | M ₃₁ | M ₃₀ | |
| $\bar{B}+C$ | M ₂₄ | M ₂₅ | M ₂₇ | M ₂₆ | |

(FOR POS)

Simplification of logical function using k-map.

Simplification of logical function with k-map is based on the principle combining terms in adjacent cells.

Note:- If the Boolean function is in SOP form, the cells are identified by '1'.

If the Boolean function is in POS form the cells are identified by '0'.


Looping: The process for combining these '1's (or) '0's is called looping.

⇒ Groups are made up of 2, 4, 8, 16 and so on

⇒ By folding k-map over its edges, the number of '1's (or) '0's are overlapping forms the group.


Looping group of '2' (pair)

⇒ looping a pair of adjacent 1's in a K-map eliminates the one variable that appearing in both complemented and uncomplemented form




$$f(A, B, C) = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C}$$

$$f(A, B, C) = B\bar{C}$$




$$f(A, B, C, D) = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{D}$$



$$f(A, B) = \bar{B}$$


Looping Groups of 4 (four) (Quad)

looping a quad of 1's or 0's eliminates 2 variables and that appears in both complemented and uncomplemented form.




$$f(A, B, C) = C.$$

Eg:-



$$f(A, B, C, D) = \overline{A}\overline{D}$$

Eg:-




$$\therefore f(A, B, C) = C.$$

Looping Groups of 8 (Octet)


Looping an octet of 1's or 0's eliminating the 3 variables that appears in both complemented and uncomplemented form.

For example,



$$f(A, B, C, D) = B$$

Example:-



1) Minimize the expression by using K-map

$$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C$$

(01)


$$Y = \sum m(0, 1, 3, 4, 5)$$

$$Y(A, B, C) = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$

* The given boolean function contains 3 variables


* 3 variable k-map contains 8 cells

$$n = 3 \Rightarrow 2^n = 2^3 = 8 \text{ cells}$$



$$\therefore Y(A, B, C) = \bar{B} + \bar{A}C$$

Logic diagram :



1) Reduce the following the function using K-map technique

$$f(A, B, C, D) = \sum m(0, 1, 4, 8, 9, 10)$$


* The Given functions min-terms and it is in Sum of product form (SOP)

$$f(A, B, C, D) = m_0 + m_1 + m_4 + m_8 + m_9 + m_{10}$$

$$f(A, B, C, D) = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D}$$


* The given boolean function contains 4 variables

* 4-variable K-map contains 16 cells.



$$\therefore f(A, B, C, D) = \bar{B}\bar{C} + \bar{A}\bar{C}D + A\bar{B}D$$

Logic diagram :



3) Minimize the expression By using K-map

$$Y = (A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+B+C)(A+B+C)$$


(00)

$$Y(A, B, C) = \text{TTM}(0, 1, 3, 4, 7)$$

$$Y(A, B, C) = (A+B+C)(A+B+\bar{C})(A+\bar{B}+\bar{C})(\bar{A}+B+C)(\bar{A}+\bar{B}+\bar{C})$$


* The Boolean function contains 3 variables

* 3 variable K-map contains 8 cells



$$\therefore Y(A, B, C) = (B+C)(\bar{B}+\bar{C})(A+\bar{C})$$

Logic diagram :-



4) Reduce the following function using K-map technique


$$f(A, B, C, D) = \text{TTM}(0, 2, 3, 8, 9, 12, 13, 15)$$

The given function contains max-terms and it is in POS Form

$$\begin{aligned} f(A, B, C, D) &= \text{TTM}(M_0 \times M_2 \times M_3 \times M_8 \times M_9 \times M_{12} \times M_{13} \times M_{15}) \\ &= (A+B+C+D)(A+B+\bar{C}+D)(A+B+\bar{C}+\bar{D})(\bar{A}+B+C+D)(\bar{A}+B+C+\bar{D}) \\ &\quad (\bar{A}+\bar{B}+C+D)(\bar{A}+\bar{B}+C+\bar{D})(\bar{A}+\bar{B}+\bar{C}+\bar{D}) \end{aligned}$$


* The given Boolean function contains 4 variables

* 4-variable K-map contains 16 cells.



$$f(A, B, C, D) = (\bar{A} + C)(A + B + \bar{C})(\bar{A} + \bar{B} + D)(A + B + D)$$

Logic diagram:-



5) Reduce the Boolean function in pos using k-map technique

$$f(A, B, C, D) = \Pi M(4, 6, 10, 12, 13, 15)$$


⇒ The given function is in pos-form contains Maxterms

$$f(A, B, C, D) = M_4 \times M_6 \times M_{10} \times M_{12} \times M_{13} \times M_{15}$$

$$f(A, B, C, D) = (A + \bar{B} + C + D)(A + B + \bar{C} + D)(\bar{A} + B + \bar{C} + D)(\bar{A} + \bar{B} + C + D)(\bar{A} + \bar{B} + C + \bar{D})(\bar{A} + \bar{B} + \bar{C} + \bar{D})$$


⇒ The given boolean function contains 4-variables

⇒ 4-variable k-map contains 16-cells



$\therefore f(A, B, C, D) = (B+C+D)(A+B+D)(A+B+D)(A+B+C+D)$

Logic diagram :-



⇒ Don't care map entries :

- * Some logic circuits can be designed so that there are certain input conditions for which there are no specified output levels, usually because these input conditions will never occur
- * So, a circuit designer is free to make the output for any "don't care" condition either a 0 or 1 in order to produce the simplest output expression

Eg:-

1) In terms of SOP and Don't care conditions


$$f(A, B, C, D) = \sum m(1, 3, 7, 11, 15) + d(0, 2, 5)$$

Sol:- $f(A, B, C, D) = \sum m(1, 3, 7, 11, 15) + d(0, 2, 5)$

$$f(A, B, C, D) = m_1 + m_3 + m_7 + m_{11} + m_{15} + d(0, 2, 5)$$


* The given boolean function contains 4 variables

* 4-variable k-map contains 16 cells



Here By using don't care entry '5' the expression is Simplified (or) variable is reduced

logic diagram :-



2) In terms of pos and don't care condition


$$f(A, B, C, D) = \Pi M(4, 5, 6, 7, 8, 12) d(1, 2, 3, 9, 11, 14)$$

$$f(A, B, C, D) = \Pi M(4, 5, 6, 7, 8, 12) d(1, 2, 3, 9, 11, 14)$$

$$f(A, B, C, D) = (M_4 \times M_5 \times M_6 \times M_7 \times M_8 \times M_{12}) \cdot d(1, 2, 3, 9, 11, 14)$$


* The given variable contains 4 variables

* 4 variable k-map contains 16 cells



$$\therefore f(A, B, C, D) = (A + \bar{B})(\bar{A} + C + D)$$

Logic diagrams-



3) Implement the following function using K-map technique
 $f(A, B, C, D, E) = \sum m(0, 2, 4, 6, 8, 16, 18, 20, 22, 24, 26, 28, 30) + d(3, 7, 11, 15, 19, 23, 27, 31)$

$$f(A, B, C, D, E) = \sum m(0, 2, 4, 6, 8, 16, 18, 20, 22, 24, 26, 28, 30) + d(3, 7, 11, 15, 19, 23, 27, 31)$$

$$f(A, B, C, D, E) = (m_0 + m_2 + m_4 + m_6 + m_8 + m_{16} + m_{18} + m_{20} + m_{22} + m_{24} + m_{26} + m_{28} + m_{30}) + d(3, 7, 11, 15, 19, 23, 27, 31)$$

* It contains 5-variables

* 5 variable K-map contains 32 cells.

for $A=0$ (\bar{A})

| | | | | |
|------------------|------------------|------------|------|------------|
| BC \ DE | $\bar{D}\bar{E}$ | $\bar{D}E$ | DE | $D\bar{E}$ |
| $\bar{B}\bar{C}$ | 1 | | X | 1 |
| $\bar{B}C$ | 1 | | X | 1 |
| $B\bar{C}$ | | | X | |
| BC | | | X | |

| | | | | |
|------------------|------------------|------------|------|------------|
| BC \ DE | $\bar{D}\bar{E}$ | $\bar{D}E$ | DE | $D\bar{E}$ |
| $\bar{B}\bar{C}$ | 1 | | X | 1 |
| $\bar{B}C$ | 1 | | X | 1 |
| $B\bar{C}$ | 1 | | X | 1 |
| BC | 1 | | X | 1 |


Group 2 octet $\bar{B}\bar{E}$

Group 3 pair $\bar{B}\bar{C}\bar{D}\bar{E}$

Group 1 octet $\bar{A}\bar{E}$

$$\therefore f(A, B, C, D) = A\bar{E} + \bar{B}\bar{E} + B\bar{C}\bar{D}\bar{E}$$

Logic diagram :-



4) Using K-map obtain minimal sop's and minimal pos forms of the function

$$\text{Sop: } f(A, B, C, D) = \sum m(1, 2, 3, 5, 6, 7, 8, 13)$$

* The given boolean function is in sop form and it contains minterms

$$* f(A, B, C, D) = m_1 + m_2 + m_3 + m_5 + m_6 + m_7 + m_8 + m_{13}$$

* The given boolean function contains 4 variables

* 4 variable K-map contains 16 cells

5) Using K-map Determine the minimal Sum of product expression and Realize the simplified expression using Only Nand Gates.


$$f(w,x,y,z) = \Pi M(0, 2, 3, 7, 8, 9, 10)$$

Given, $f(w,x,y,z) = \Pi M(0, 2, 3, 7, 8, 9, 10)$

In Sop Form:


$$f(w,x,y,z) = \Sigma m(1, 4, 5, 6, 11, 12, 13, 14, 15)$$

$$f(w,x,y,z) = m_1 + m_4 + m_5 + m_6 + m_{11} + m_{12} + m_{13} + m_{14} + m_{15}$$




$$\therefore f(w,x,y,z) = x\bar{z} + w\bar{x} + \bar{w}\bar{y}z + wyz$$

Logic diagram:-




* NAND and NOR Implementation.


AND using NAND :-




NOT using NAND :-



OR using NAND :-



EX-OR using NAND :-



$$Y = \overline{(A+AB)(B+AB)}$$


$$Y = \overline{A \cdot AB + B \cdot AB}$$

$$Y = \overline{A \cdot AB + B \cdot AB}$$


$$Y = \overline{AB(A+B)}$$

$$Y = A \oplus B$$


* EX-NOR using NAND :-



NOT using NOR :-




AND using NOR :-




OR using NOR :-



EX-OR using NOR :-



EX-NOR using NOR :-



* If any function is given how to Realize by using NAND and NOR Implementation follows below 3 steps:

Step 1 :- We need to Complement whatever the expression is given

Step 2 :- Apply de-morgan's theorem

Step 3 :- Double Complement to get final expression

Problems :-

1) Realize the given function by using NAND Gate

$$Y = A + BC$$

1) Apply Complement on both sides

$$\overline{Y} = \overline{A + BC}$$


2) Apply de-morgan's theorem

$$\overline{Y} = \overline{A} \cdot \overline{BC}$$

3) Apply Double Complement on both sides

$$\overline{\overline{Y}} = \overline{\overline{A} \cdot \overline{BC}}$$

$$Y = \overline{\overline{A} \cdot \overline{BC}}$$



$$\therefore \boxed{Y = A + BC}$$

2) Realize the given function using NAND gates

$$Y = AB + CD$$

1) Apply complement on both sides


$$\overline{Y} = \overline{AB + CD}$$

2) Apply De-morgan's theorem

$$\overline{Y} = \overline{AB} \cdot \overline{CD}$$

3) Again apply complement on both sides

$$\overline{\overline{Y}} = \overline{\overline{AB} \cdot \overline{CD}}$$



$$\therefore \boxed{Y = AB + CD}$$

3) Realize the given function using NAND gates

$$Y = AB + A\overline{B}$$

1) Apply complement on both sides


$$\overline{Y} = \overline{AB + A\overline{B}}$$

2) Apply De-morgan's theorem

$$\overline{Y} = \overline{AB} \cdot \overline{A\overline{B}}$$

3) Again apply complement on both sides

$$\overline{\overline{Y}}, \overline{\overline{AB}}, \overline{\overline{A\overline{B}}}$$



4) Realize the given function using NAND Gates

$$Y = \overline{A}B + A\overline{B}$$

1) Apply complement on both sides


$$\overline{Y} = \overline{\overline{A}B + A\overline{B}}$$

2) Apply de-morgan's theorem

$$\overline{Y} = \overline{\overline{A}B} \cdot \overline{A\overline{B}}$$

3) Again apply complement on both sides

$$\overline{\overline{Y}} = \overline{\overline{\overline{A}B} \cdot \overline{\overline{A\overline{B}}}}$$



$$\therefore Y = \overline{A}B + A\overline{B}$$

5) Find the minimum number of 2 input NAND gate required to implement the Boolean function

$$F = AB + BC + CD + DA$$

1) Apply complement on both sides


$$\overline{F} = \overline{AB + BC + CD + DA}$$

2) Apply de-morgan's theorem


$$\overline{F} = \overline{AB} \cdot \overline{BC} \cdot \overline{CD} \cdot \overline{DA}$$

3) Again apply complement on both sides

$$\overline{\overline{F}} = \overline{\overline{AB} \cdot \overline{BC} \cdot \overline{CD} \cdot \overline{DA}}$$



⇒



6) Realize the given function by using NOR gates

$$F = (A+B)(B+C)$$

1) Apply complement on both sides


$$\overline{F} = \overline{(A+B)(B+C)}$$

2) Apply de-morgan's theorem

$$\overline{F} = \overline{(A+B)} + \overline{(B+C)}$$

3) Apply again complement on both sides

$$\overline{\overline{F}} = \overline{\overline{(A+B)} + \overline{(B+C)}}$$



7) Realize the given function using NOR gates

$$F = (A+B)(A+\overline{B})$$

Step 1:- Apply complement on both sides


$$\overline{F} = \overline{(A+B)(A+\overline{B})}$$

2 :- Apply de-morgan's theorem

$$\overline{F} = \overline{(A+B)} + \overline{(A+\overline{B})}$$

3) Again apply complement on both sides

$$\overline{\overline{F}} = \overline{(\overline{A+B}) + (\overline{A+\overline{B}})}$$



8) Realize the given function by using NOR gates

$$F = x(w+z)$$

1) Apply complement on both sides


$$\overline{F} = \overline{x(w+z)}$$

2) Apply De-morgan's theorem

$$\overline{F} = \overline{x} + (\overline{w+z})$$

3) Again apply complement on both sides

$$\overline{\overline{F}} = \overline{\overline{x} + (\overline{w+z})}$$



* Other 2 level NAND and NOR implementations

If the Boolean function is in sop & pos form then the function can be implemented in 2 levels


| Level 1 | Level 2 |
|---------|---------|
| AND | OR |
| OR | AND |
| NAND | NAND |
| NOR | NOR |

Note:-


AND - OR NAND - NAND
 OR - AND NOR - NOR

For example:-

1) $F = AB + CD$ (sop form)




⇒




2) $F = (A+B)(C+D)$ (pos-form)

⇒



⇒



* Exclusive -OR Function (or) Ex-OR gate :

⇒ An Exclusive OR gate is a logic circuit, which has two (or) more inputs and one output


⇒ IC Number of Ex-OR gate is 7486

⇒ It acts like as an "odd number of 1's detector in the input". It is also called as "stair case switch"

⇒ It is mostly used in "parity generation and detection",

Logic :- The output is a logic 1 only when there are odd number of 1's at the input

Logic Symbols:-



Truth-table:-

| Inputs | | output |
|--------|---|------------------|
| A | B | $Y = A \oplus B$ |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

⇒ Boolean function of 2-input Ex-OR operation is

$$Y = A \oplus B = \bar{A}B + A\bar{B}$$

⇒ From the truth table, we can say when both the inputs are same then output becomes low (or) Logic "0",

i.e., if $A=B \Rightarrow Y=0$ and if $A \neq B \Rightarrow Y=1$

* Properties of XOR Gates:-

Property ①: $A \oplus A = 0$: output is logic zero when inputs are same

Property ②: $A \oplus \bar{A} = 1$: output is logic 1 when inputs are different

Property ③: $A \oplus 1 = \bar{A}$: EX-OR as Inverter

When one input of EX-OR gate is connected to logic 1 we get the complement of the other input at the output of EX-OR gate

$$0 \oplus 0 = 0$$

$$0 \oplus 1 = 1$$

$$\begin{array}{l} \text{Input} \\ \text{tied to} \\ \text{Logic 1} \end{array} \begin{array}{l} \boxed{1} \oplus \boxed{0} = \boxed{1} \\ \boxed{1} \oplus \boxed{1} = \boxed{0} \end{array} \begin{array}{l} \text{other} \\ \text{input} \end{array} \begin{array}{l} \text{Output is} \\ \text{Complement} \\ \text{from of other input} \end{array}$$

Property ④: $A \oplus 0 = A$: EX-OR as NON-Inverter

When one input of EX-OR gate is connected to logic 0 we get the uncomplemented of the other input at the output of EX-OR gate.

$$\begin{array}{l} \text{Input} \\ \text{is} \\ \text{Grounded} \end{array} \begin{array}{l} \boxed{0} \oplus \boxed{0} = \boxed{0} \\ \boxed{0} \oplus \boxed{1} = \boxed{1} \end{array} \begin{array}{l} \text{Output is} \\ \text{uncomplemented form} \\ \text{of the other input} \end{array}$$

$$1 \oplus 0 = 1$$

$$1 \oplus 1 = 0$$

Property ① : If $A \oplus B = C$, then

$$A \oplus C = B$$

$$B \oplus C = A \text{ and}$$

$$A \oplus B \oplus C = 0$$


| A | B | $A \oplus B = C$ | $A \oplus C = B$ | $B \oplus C = A$ | $A \oplus B \oplus C = 0$ |
|---|---|------------------|------------------|------------------|---------------------------|
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |

Unit - III

Combinational Logic

Introduction:

- * In combinational logic circuits, the output is function of logic inputs at that instant of time.
- * The general model of a combinational system can be represented by



- A combinational logic circuit

- * Here we have m inputs, x_1, x_2, \dots, x_m and n outputs y_1, y_2, \dots, y_n all assumed to be functions of time.
- * Adder, subtractor, comparator, multiplexer, demultiplexer, encoder, decoder are some of the examples of combinational logic circuits.

Analysis and design procedure of Combinational Logic circuit:

Step 1: Observe the problem definition.

Step 2: Determine the required input and output variables.

Step 3: Assign Letters (or) Symbols to the input variables.

Step 4: Make a truth table that define required relationship.

Step 5: Determine the simplified boolean expression using K-map.

Step 6: Draw the logic diagram.

Eq: Let us consider Arithmetic circuits


Arithmetic Circuits:

The logic circuits performing the operations addition, subtraction, multiplication and division are known as 'Arithmetic circuits'.

Half Adder:

A digital circuit that adds two binary bits is known as 'Half Adder'. The addition of two bits produces two outputs i.e., sum and carry.

Logic Symbol:




Truth Table of Half adder

| Inputs | | Outputs | |
|--------|---|---------|-------|
| A | B | Sum | Carry |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

K-map simplification for carry & sum:


Sum:



$$\text{Sum} = \bar{A}B + A\bar{B}$$


$$\text{Sum} = A \oplus B$$

Carry:



$$\text{Carry} = AB$$

Logic Diagram:




$$A \oplus B = A\bar{B} + \bar{A}B$$

Full-Adder:


Full-Adder is a combinational logic circuit that adds three binary digits i.e., two bits along with carry from lesser significant position.

Logic Symbol:



Truth Table of Full adder

| Inputs | | | Outputs | |
|--------|---|---|---------|-------|
| A | B | C | sum | carry |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



K-map simplification for sum and carry:

Sum:

| A | BC | | | |
|-----------|------------------|------------|------|------------|
| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
| \bar{A} | 0 | 1 | 0 | 1 |
| A | 1 | 0 | 1 | 0 |

$$\text{sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\text{sum} = \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC)$$

$$\text{sum} = \bar{A}(B \oplus C) + A(\overline{B \oplus C})$$


$$\therefore \text{sum} = A \oplus B \oplus C$$

Carry:


| A | BC | | | |
|-----------|------------------|------------|------|------------|
| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
| \bar{A} | 0 | 0 | 1 | 0 |
| A | 0 | 1 | 1 | 1 |

$$\therefore \text{carry} = AB + BC + AC$$

Logic diagram:



* Full adder using two Half adders and OR gate



Using two half adders & OR gate

$$\therefore \text{sum} = A \oplus B \oplus C$$

$$\text{carry} = (A \oplus B)C + AB$$

$$\text{carry} = (\bar{A}B + A\bar{B})C + AB \cdot 1$$

$$\text{carry} = \bar{A}BC + A\bar{B}C + ABC(C + \bar{C})$$

$$\text{carry} = \bar{A}BC + A\bar{B}C + ABC + ABC$$

$$\text{carry} = BC(\bar{A} + A) + AC(B + \bar{B}) + AB(C + \bar{C})$$

$$\text{carry} = AB + BC + AC$$

$$\therefore A + \bar{A} = 1$$


$$BC + \bar{C} = B$$

$$B = AB$$

Half Subtractor:

A logic circuit for the subtraction of B (subtrahend) from A (minuend) where A and B are 1-bit numbers is referred to as a half subtractor.

Logic Symbol:




Truth Table of Half subtractor

| Inputs | | Outputs | |
|--------|---|----------------|------------|
| A | B | Difference (D) | Borrow (B) |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

K-map simplification for half-subtractor:


For Difference:



$$\text{Difference} = \bar{A}B + A\bar{B}$$

$$D = A \oplus B$$


For Borrow:



$$\text{Borrow} = \bar{A}B$$

$$B = \bar{A}B$$

* Logic Diagram:




Full - Subtractor:

* A full-subtractor is a combinational circuit that performs a subtraction between two bits, taking into account borrow of the lower significant stage.

* This circuit has three inputs & two outputs.

Logic Symbol:




Truth Table of a Full-subtractor:

| Inputs | | | Outputs | |
|--------|---|---|----------------|------------|
| A | B | C | Difference (D) | Borrow (B) |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-map simplification of Difference & Borrow:

For Difference:




$$D = \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + ABC$$

$$D = C(C\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + AB)$$

$$D = C(A \oplus B) + \bar{C}(A \oplus B)$$

$$D = A \oplus B \oplus C$$


For Borrow:



$$Borrow = \bar{A}B + BC + \bar{A}C$$


$$B = \bar{A}B + BC + \bar{A}C$$

Logic Diagram of a Full-Subtractor



Binary Adder-Subtractor:

The 'addition' and subtraction operations can be combined into one circuit with one common binary Address. This is done by including an exclusive-OR gate with each full-address, as shown below. The mode input M controls the operation of the circuit. When $M=0$, the circuit is an adder, and when $M=1$, the circuit becomes a subtractor. Each exclusive-OR gate receives input, M and one of the inputs of B. When $M=0$, we have $B \oplus 0 = B$. The full-address receive the value of B, the input carry is 0, and the circuit performs A plus B. When $M=1$, we have $B \oplus 1 = \bar{B}$ and $C_{in} = 1$. The B inputs are all complemented and a 1 is added through the input carry. The circuit performs the operation A plus the 2's complement of B, i.e., $A - B$.



4-bit Adder/Subtractor

Addition:

Let us consider $A = 1101, B = 0110$

$$\begin{array}{r}
 A: 1101 \\
 B: +0110 \\
 \hline
 10011
 \end{array}$$

\therefore Sum is (10011)

Subtraction:

Let us consider $A = 0101$ and $B = 0011$

$$\begin{array}{r}
 A: 0101 \\
 B: -0011 \\
 \hline
 0010
 \end{array}$$


\therefore The difference is (0010)

Decimal Adder:

* Decimal Adder is a combinational logic circuit.

* Decimal Adder is also known as BCD adder.

Logic Symbol:



Steps to Design Decimal Adder (or) BCD Adder:

step 1:- Consider 4-bit binary adder for initial addition

step 2:- We need a logic circuit to detect sum greater than 9.

step 3:- We need one more 4-bit binary adder to add six (0110) in the sum, if sum is greater than 9 (or) carry is one (1).


1010
0110

0010


(0100) is the difference is

Truth Table of a 'Decimal' Address:

| Inputs | | | | Output |
|--------|-------|-------|-------|--------|
| S_3 | S_2 | S_1 | S_0 | X |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |




Simplified expression using K-map:



$$X = S_3 S_1 + S_3 S_2$$

$$X = S_1 S_3 + S_2 S_3$$

Logic Diagram of a Decimal Adder:



⇒ If $x=1$ the sum is greater than '9' then add six (0110) to the sum bits.

⇒ If $x=0$ the sum is less than or equal to '9' then the result is sum bit.

Eg:

$$\begin{array}{r}
 A = 8: \quad 1000 \\
 B = 5: \quad 0101 \\
 + \quad \quad \quad \\
 \hline
 1101 \quad [13] \\
 \hline
 1101 \\
 + 0110 \\
 \hline
 0010011
 \end{array}$$

∴ The sum is (0010011)

* Binary Multiplier:

Binary multiplier is a combinational logic circuit which is used to perform multiplication of two binary numbers.


Let us consider 1-bit binary multiplier.

One-bit Binary Multiplier:

It is a combinational logic circuit which performs the multiplication of two one-bit binary numbers.




Logic Symbol:



Truth Table:

| Inputs | | Output |
|--------|---|--------|
| A | B | P |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Logic Diagram:




Let us consider two-bit binary multiplier

Two-bit Binary Multiplier:

Two-bit Binary multiplier is a combinational logic circuit which performs multiplication of two 2-bit binary numbers.

Logic Symbol:



Logic Diagram

A: A1 A0

B: B1 B0

| | | | |
|--------------|-----------------|-----------------|----------|
| | $\bar{A}_1 B_1$ | $\bar{A}_0 B_0$ | |
| C_2 | $\bar{A}_1 B_1$ | $\bar{A}_0 B_0$ | X_{11} |
| C_1 | $\bar{A}_1 B_1$ | $\bar{A}_0 B_0$ | X_{11} |
| | P_3 | P_2 | P_1 |
| | | | P_0 |


Here, $P_0 = \bar{A}_0 B_0$
 $P_1 = \bar{A}_1 B_0 + B_1 A_0$
 $P_2 = \bar{A}_1 B_1 + C_1$
 $P_3 = C_2$

Eq:



A: 1 0

B: 1 1

| | | | |
|-----|-------------|-------------|-----|
| | \bar{A}_1 | \bar{A}_0 | |
| X | 1 | 0 | |
| | 1 | 0 | X |
| | 1 | 1 | 0 |



Logic Diagram:



Note:

⑨

For N-bit multiplier

Number of AND gates = N^2

Number of Half Adders required = N



Number of Full Adders required = $N(N-2)$

* Let us consider three-bit binary multiplier

Three-bit Binary Multiplier:-

Three-bit binary multiplier is a combinational logic circuit which performs multiplication of two 3-bit binary numbers

Logic Symbol:



* $P_0 = A_0 B_0$

$P_1 = A_1 B_0 + A_0 B_1$

$P_2 = A_2 B_0 + A_1 B_1 + A_0 B_2 + C_1$

$P_3 = A_2 B_1 + A_1 B_2 + C_2$

$P_4 = A_2 B_2 + C_3$


$P_5 = C_4$

Let us consider 4-bit Binary multiplier

Four-bit Binary Multiplier:

Four-bit Binary multiplier is a combinational circuit which performs multiplication of two four-bit binary numbers.

Logic Symbol:



A: A₃ A₂ A₁ A₀

B: B₃ B₂ B₁ B₀

| | | | | | | | | |
|----------------|----------------|----------------|----------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------|
| | | | | A ₃ B ₀ | A ₂ B ₀ | A ₁ B ₀ | A ₀ B ₀ | |
| | | | | A ₃ B ₁ | A ₂ B ₁ | A ₁ B ₁ | A ₀ B ₁ | X |
| | | | | A ₃ B ₂ | A ₂ B ₂ | A ₁ B ₂ | A ₀ B ₂ | X X |
| | | | | A ₃ B ₃ | A ₂ B ₃ | A ₁ B ₃ | A ₀ B ₃ | X X X |
| C ₆ | C ₅ | C ₄ | C ₃ | C ₂ | C ₁ | | | |
| P ₇ | P ₆ | P ₅ | P ₄ | P ₃ | P ₂ | P ₁ | P ₀ | |

$$P_0 = A_0 B_0$$

$$P_1 = A_1 B_0 + A_0 B_1$$

$$P_2 = A_2 B_0 + A_1 B_1 + A_0 B_2 + C_1$$

$$P_3 = A_3 B_0 + A_2 B_1 + A_1 B_2 + A_0 B_3 + C_2$$


$$P_4 = A_3 B_1 + A_2 B_2 + A_1 B_3 + C_3$$

$$P_5 = A_3 B_2 + A_2 B_3 + C_4$$

$$P_6 = A_3 B_3 + C_5$$

$$P_7 = C_6$$

Logic Diagram:



* Magnitude Comparator:

Magnitude comparator is a combinational logic circuit that compares two input binary quantities and generates outputs to indicate which one has the greater magnitude.

Let us consider 1-bit comparator

One-bit Comparator:

One-bit comparator is a combinational logic circuit that compares two 1-bit binary numbers.

Logic Symbol:



Truth Table of a one-bit Comparator

| Inputs | | Outputs | | |
|--------|---|---------|-------|-------|
| A | B | A > B | A = B | A < B |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |


Output Expressions:

$$A > B; A\bar{B}$$

$$A = B; \bar{A}\bar{B} + AB \Rightarrow A \odot B$$

$$A < B; \bar{A}B$$


Logic Diagram:



Two - Bit Comparator:

Two-bit comparator is a combinational logic circuit that compares two 2-bit binary numbers.

Logic Symbol:




Truth Table:

| Inputs | | | | Outputs | | |
|--------|-------|-------|-------|---------|---------|---------|
| (A) | | (B) | | $A > B$ | $A = B$ | $A < B$ |
| A_1 | A_0 | B_1 | B_0 | | | |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |

| \bar{A}_1 | A_0 | B_1 | B_0 | $A > B$ | $A = B$ | $A < B$ |
|-------------|-------|-------|-------|---------|---------|---------|
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |

Simplifying Expressions using K-Map:


$A > B$:



Group 1 (Quad) = $A_1 \bar{B}_1$

$A > B; \bar{A}_1 \bar{B}_1 + A_0 \bar{B}_1 B_0 + A_1 A_0 \bar{B}_0$

$A = B$:




$$A = B; \bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0 + \bar{A}_1 \bar{A}_0 \bar{B}_1 B_0 + \bar{A}_1 A_0 B_1 B_0 + \bar{A}_1 \bar{A}_1 A_0 B_1 \bar{B}_0$$

$$A = B \Rightarrow \bar{A}_1 \bar{B}_1 (\bar{A}_0 \bar{B}_0 + A_0 B_0) + \bar{A}_1 B_1 (A_0 B_0 + \bar{A}_0 \bar{B}_0)$$

$$\Rightarrow (\bar{A}_0 \bar{B}_0 + A_0 B_0) (\bar{A}_1 \bar{B}_1 + \bar{A}_1 B_1)$$


$$\Rightarrow (\bar{A}_0 \odot B_0) (\bar{A}_1 \odot B_1)$$

$A < B:$



$$A < B; \bar{A}_1 B_1 + \bar{A}_1 \bar{A}_0 B_0 + \bar{A}_0 B_1 B_0$$


Logic Diagram:



Three - Bit Comparator:

Three - bit comparator is a combinational logic circuit that compares two 3-bit binary numbers.

Logic Symbol:



Truth Table :

| Inputs | | | Outputs | | |
|-------------|-------------|-------------|---------|---------|---------|
| A_2, B_2 | A_1, B_1 | A_0, B_0 | $A > B$ | $A = B$ | $A < B$ |
| $A_2 > B_2$ | X | X | 1 | 0 | 0 |
| $A_2 = B_2$ | $A_1 > B_1$ | X | 1 | 0 | 0 |
| $A_2 = B_2$ | $A_1 = B_1$ | $A_0 > B_0$ | 1 | 0 | 0 |
| $A_2 = B_2$ | $A_1 = B_1$ | $A_0 = B_0$ | 0 | 1 | 0 |
| $A_2 < B_2$ | X | X | 0 | 0 | 1 |
| $A_2 = B_2$ | $A_2 < B_2$ | X | 0 | 0 | 1 |
| $A_2 = B_2$ | $A_1 = B_1$ | $A_0 < B_0$ | 0 | 0 | 1 |


Simplified Expression:

$$A > B ; \bar{A}_2 \bar{B}_2 + (A_2 \odot B_2) (\bar{A}_1 \bar{B}_1) + (A_2 \odot B_2) (A_1 \odot B_1) (\bar{A}_0 \bar{B}_0)$$

$$A = B ; (A_2 \odot B_2) + (A_1 \odot B_1) + (A_0 \odot B_0)$$

$$A < B ; \bar{A}_2 B_2 + (A_2 \odot B_2) (\bar{A}_1 B_1) + (A_2 \odot B_2) (A_1 \odot B_1) (\bar{A}_0 B_0)$$


Logic Diagram:



Four-bit Comparator:

Four-bit comparator is a combinational logic circuit that compares two 4-bit binary numbers.

Logic Symbol:



Truth Table:

| Inputs | | | | Outputs | | |
|-------------|-------------|-------------|-------------|---------|---------|---------|
| A_3, B_3 | A_2, B_2 | A_1, B_1 | A_0, B_0 | $A > B$ | $A = B$ | $A < B$ |
| $A_3 > B_3$ | X | X | X | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 > B_2$ | X | X | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 > B_1$ | X | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 > B_0$ | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 = B_0$ | 0 | 1 | 0 |
| $A_3 < B_3$ | X | X | X | 0 | 0 | 1 |
| $A_3 = B_3$ | $A_2 < B_2$ | X | X | 0 | 0 | 1 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 < B_1$ | X | 0 | 0 | 1 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 < B_0$ | 0 | 0 | 1 |


Simplified Expression:

$$A = B; (A_3 \odot B_3) + (A_2 \odot B_2) + (A_1 \odot B_1) + (A_0 \odot B_0)$$

$$A > B; (\bar{A}_3 \bar{B}_3) + (\bar{A}_3 \odot B_3) (\bar{A}_2 \bar{B}_2) + (\bar{A}_3 \odot B_3) (A_2 \odot B_2) (\bar{A}_1 \bar{B}_1) + (\bar{A}_3 \odot B_3) (\bar{A}_2 \odot B_2) (\bar{A}_1 \odot B_1) (\bar{A}_0 \bar{B}_0)$$

$$A < B; (\bar{A}_3 B_3) + (\bar{A}_3 \odot B_3) (\bar{A}_2 B_2) + (\bar{A}_3 \odot B_3) (\bar{A}_2 \odot B_2) (\bar{A}_1 B_1) + (\bar{A}_3 \odot B_3) (\bar{A}_2 \odot B_2) (\bar{A}_1 \odot B_1) (\bar{A}_0 B_0)$$

Logic Diagram:




* Decoder:

Decoder is a combinational logic circuit that has multiple inputs and multiple outputs.

⇒ Decoder is used to convert binary data into other form of data.

⇒ Decoder has 'n' inputs and ' 2^n ' outputs, and $E=1$.

Logic Symbol:



⇒ If $E=1$ the decoder is in active state.

⇒ If $E=0$ the decoder is in inactive state.


Types of Decoders:

- 1) 2 to 4 Decoder
- 2) 3 to 8 Decoder
- 3) 4 to 16 Decoder
- 4) 5 to 32 Decoder

Design 2 to 4 Decoder:

Two to four decoder is a combinational logic circuit which converts 2 inputs to 4 outputs.

Logic Symbol:



Truth Table:

| Inputs | | Output | | | |
|--------|---|--------|-------|-------|-------|
| A | B | y_3 | y_2 | y_1 | y_0 |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |

Output Expressions:


$$y_0 = \bar{A}\bar{B}$$

$$y_1 = \bar{A}B$$

$$y_2 = A\bar{B}$$

$$y_3 = AB$$


Logic Diagram:



Design 3 to 8 Decoder:

Three to Eight decoder is a combinational logic circuit which converts 3 inputs to 8 outputs (2^3).

Logic Symbol:



Truth Table:

| Inputs | | | Outputs | | | | | | | |
|--------|---|---|---------|-------|-------|-------|-------|-------|-------|-------|
| A | B | C | y_7 | y_6 | y_5 | y_4 | y_3 | y_2 | y_1 | y_0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Output Expressions:

$$y_0 = \bar{A}\bar{B}\bar{C}$$

$$y_1 = \bar{A}\bar{B}C$$

$$y_2 = \bar{A}B\bar{C}$$

$$y_3 = \bar{A}BC$$


$$y_4 = A\bar{B}\bar{C}$$

$$y_5 = A\bar{B}C$$

$$y_6 = AB\bar{C}$$

$$y_7 = ABC$$


Logic Diagram:



Design 4 to 16 Decoder:

Four to sixteen decoder is a combinational logic circuit that converts 4 inputs to (2⁴) 16 outputs.

Logic Symbol:




Truth Table:

| Inputs | | | | Outputs | | | | | | | | | | | | | | | |
|--------|---|---|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| A | B | C | D | y ₀ | y ₁ | y ₂ | y ₃ | y ₄ | y ₅ | y ₆ | y ₇ | y ₈ | y ₉ | y ₁₀ | y ₁₁ | y ₁₂ | y ₁₃ | y ₁₄ | y ₁₅ |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |


Logic Diagram:

Output Expressions:



Design 3 to 8 Decoder by using 2 to 4 Decoder

Logic Symbol:



Truth Table:

| Inputs | | | Outputs | | | | | | | |
|--------|-------|-------|---------|-------|-------|-------|-------|-------|-------|-------|
| D_2 | D_1 | D_0 | y_7 | y_6 | y_5 | y_4 | y_3 | y_2 | y_1 | y_0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Output Expressions:

$$y_0 = \bar{A}\bar{B}\bar{C}$$

$$y_1 = \bar{A}\bar{B}C$$

$$y_2 = \bar{A}B\bar{C}$$

$$y_3 = \bar{A}BC$$


$$y_4 = A\bar{B}\bar{C}$$

$$y_5 = A\bar{B}C$$

$$y_6 = AB\bar{C}$$

$$y_7 = ABC$$

Logic Diagram:




* Encoder:

Encoder is a combinational logic circuit that converts other form of data into binary data.


⇒ Encoder has 2^n inputs and 'n' outputs and also having one enable input (E) and the enable input is always high.

Logic Symbol:



Types of Encoders:


- 1) 2:1 Encoder
- 2) 4:2 Encoder
- 3) 8:3 Encoder
- 4) 16:4 Encoder



Design of 2:1 Encoder:

2:1 Encoder is a combinational logic circuit which has 2 inputs and one output.

Logic Symbol:



Truth Table:

| Inputs | | Outputs |
|--------|-------|---------|
| D_1 | D_0 | y |
| 0 | 1 | 0 |
| 1 | 0 | 1 |


Output Expression:

$$y = D_1$$

Design of 4:2 Encoder

4:2 Encoder is a combinational logic circuit which has 4 inputs and 2 outputs

Logic Symbol:



Truth Table:


| Inputs | | | | Output | |
|--------|-------|-------|-------|--------|-------|
| D_3 | D_2 | D_1 | D_0 | y_1 | y_0 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |

Output Expressions:

$$y_0 = D_1 + D_3$$

$$y_1 = D_2 + D_3$$


Logic Diagram:



Design of 8:3 Encoder:

8:3 Encoder is a combinational logic circuit which has 8 inputs and 3 outputs.

Logic Symbol:



\Rightarrow 8:3 Encoder is also known as Octal to Binary Encoder.

Truth Table:

| Inputs | | | | | | | | Outputs | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | y ₂ | y ₁ | y ₀ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |


Output Expressions:

$$y_0 = D_1 + D_3 + D_5 + D_7$$

$$y_1 = D_2 + D_3 + D_6 + D_7$$

$$y_2 = D_4 + D_5 + D_6 + D_7$$

Logic Diagram:



Output Expressions:


$$y_0 = D_1 + D_3 + D_5 + D_7 + D_9 + D_{11} + D_{13} + D_{15}$$

$$y_1 = D_2 + D_3 + D_6 + D_7 + D_{10} + D_{11} + D_{14} + D_{15}$$

$$y_2 = D_4 + D_5 + D_6 + D_7 + D_{12} + D_{13} + D_{14} + D_{15}$$

$$y_3 = D_8 + D_9 + D_{10} + D_{11} + D_{12} + D_{13} + D_{14} + D_{15}$$

Logic Diagram:




* Multiplexer:

Multiplexer is a combinational logic circuit that selects binary information from one of many lines and direct it to output line.

⇒ A multiplexer has 2^n input lines, n -selection lines and has only one output.


⇒ The multiplexer selects one input among several inputs based on the selection lines.

Logic Symbol:



Types of Multiplexers:


- 1) 2x1 MUX
- 2) 4x1 MUX
- 3) 8x1 MUX
- 4) 16x1 MUX
- 5) 32x1 MUX
- 6) 64x1 MUX



Design of 2x1 Multiplexer:

2x1 multiplexer is a combinational logic circuit which has 2 inputs, one output and one selection line.


Logic Symbol:



Truth Table:

| Input (S) | Output (Y) |
|-----------|------------|
| 0 | D_0 |
| 1 | D_1 |

Logic Diagram:




Design of 4x1 multiplexer:

(23)

4x1 multiplexer is a combinational logic circuit which has 4 input lines, 2 selection lines and only one output line.

Logic Diagram:




Truth Table:

| Inputs | | Output |
|--------|-------|--------|
| D_1 | D_0 | y |
| 0 | 0 | D_0 |
| 0 | 1 | D_1 |
| 1 | 0 | D_2 |
| 1 | 1 | D_3 |

Output Expression:

$$y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$


Logic Diagram:



Design of 8x1 Multiplexer:

8x1 Multiplexer is a combinational logic circuit which has 8 inputs; 3 selection lines and only one output line.

Logic Symbol:




Truth Table :


| Inputs | | | Output |
|--------|-------|-------|--------|
| S_2 | S_1 | S_0 | y |
| 0 | 0 | 0 | D_0 |
| 0 | 0 | 1 | D_1 |
| 0 | 1 | 0 | D_2 |
| 0 | 1 | 1 | D_3 |
| 1 | 0 | 0 | D_4 |
| 1 | 0 | 1 | D_5 |
| 1 | 1 | 0 | D_6 |
| 1 | 1 | 1 | D_7 |

Output Expression :-


$$y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7$$



Logic Diagram:




Design of 4x1 MUX by using 2x1 multiplexers:



$$y = \bar{s}_1 (\bar{s}_0 D_0 + s_0 D_1) + s_1 (\bar{s}_0 D_2 + s_0 D_3)$$

$$y = \bar{s}_1 \bar{s}_0 D_0 + \bar{s}_1 s_0 D_1 + s_1 \bar{s}_0 D_2 + s_1 s_0 D_3$$

Design of 8x1 multiplexer using 2x1 multiplexers:



$$y = \bar{S}_2 (\bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_0 S_1 D_3) + S_2 (\bar{S}_1 \bar{S}_0 D_4 + \bar{S}_1 S_0 D_5 + S_1 \bar{S}_0 D_6 + S_1 S_0 D_7)$$

$$y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7$$