Department of Electronics and Communication Engineering

Course File

ELECTRONIC CIRCUIT ANALYSIS (Course Code: EC405PC)

II B.Tech II Semester

2023-24

Mrs. B.SWETHA Assistant Professor



ELECTRONIC CIRCUIT ANALYSIS

Check List

S.No	Name of the Format	Page No.
1	Syllabus	3
2	Timetable	5
3	Program Educational Objectives	7
4	Program Objectives	7
5	Course Objectives	9
6	Course Outcomes	9
7	Guidelines to study the course	10
8	Course Schedule	11
9	Course Plan	13
10	Unit Plan	14
11	Lesson Plan	22
12	Assignment Sheets	27
13	Tutorial Sheets	32
14	Evaluation Strategy	37
15	Assessment in relation to COb's and CO's	39
16	Mappings of CO's and PO's	39
17	Rubric for course	40
18	Mid-I and Mid-II question papers	41
19	Mid-I mark	44
20	Mid-II mark	44
21	Sample answer scripts and Assignments	50
22	Course materials like Notes, PPT's, etc.	70

Int. Marks:40 Ext. Marks:60

Total Marks:100

ELECTRONIC CIRCUIT ANALYSIS

Course Code:EC405PC II Year II Semester L/T/P/C:3/0/0/3

UNIT - I

Large Signal Amplifiers: Class A Power Amplifier- Series fed and Transformer coupled, Conversion Efficiency, Class B Power Amplifier- Push Pull and Complimentary Symmetry configurations, Conversion Efficiency, Principle of operation of Class AB and Class –C and D Amplifiers.

UNIT- II

Tuned Amplifiers: Introduction, single Tuned Amplifiers – Q-factor, frequency response, Double Tuned Amplifiers – Q-factor, frequency response, Concept of stagger tuning and synchronous tuning

UNIT - III

Multivibrators: Analysis and Design of Bistable, Monostable, Astable Multivibrators and Schmitt triggerusing Transistors.

UNIT - IV

Time Base Generators: General features of a Time base Signal, Methods of Generating Time Base Waveform, concepts of Transistor Miller and Bootstrap Time Base Generator, Methods of Linearity improvement.

UNIT - V

Synchronization and Frequency Division: Pulse Synchronization of Relaxation Devices, Frequency division in Sweep Circuits, Stability of Relaxation Devices, Astable Relaxation Circuits, Monostable Relaxation Circuits, Synchronization of a Sweep Circuit with Symmetrical Signals, Sine wave frequency division with a Sweep Circuit, A Sinusoidal Divider using Regeneration and Modulation.

Sampling Gates: Basic operating principles of Sampling Gates, Unidirectional and Bidirectional Sampling Gates, Four Diode Sampling Gate, Reduction of pedestal in Gate Circuits

TEXT BOOKS:

- 1. Jacob Millman, Christos C Halkias Integrated Electronics, , McGraw Hill Education.
- J. Millman, H. Taub and Mothiki S. PrakashRao Pulse, Digital andSwitching Waveforms –2nd Ed., TMH, 2008,

REFERENCE BOOKS:

- 1. David A. Bell Electronic Devices and Circuits, 5th Ed., Oxford.
- 2. Robert L. Boylestead, Louis Nashelsky Electronic Devices and Circuitstheory, 11th Ed.,Pearson, 2009
- 3. Ronald J. Tocci Fundamentals of Pulse and Digital Circuits, 3rd Ed., 2008.
- 4. David A. Bell Pulse, Switching and Digital Circuits, 5th Ed., Oxford, 2015.

Timetable

II B.Tech. II Semester –ECA (A&B Sections)

Day/Hour	09:30AM - 10:20AM	10:20AM- 11:10AM	11:20AM- 12:10 PM	12:10 PM - 01:00 PM	01:40 PM - 02:25PM	02:25 PM- 03:10 PM	03:15 PM- 04:00 PM
Monday		ECE-B	ECE-B		ECE-A		
Tuesday			ECE-A	ECE-B			
Wednesday	ECE-A				ECE-B		
Thursday						ECE-A	ECE-B
Friday							
Saturday		ECE-A		ECE-B			

Vision of the Institute

To be a premier Institute in the country and region for the study of Engineering, Technology and Management by maintaining high academic standards which promotes the analytical thinking and independent judgment among the prime stakeholders, enabling them to function responsibly in the globalized society.

Mission of the Institute

To be a world-class Institute, achieving excellence in teaching, research and consultancy in cutting-edge Technologies and be in the service of society in promoting continued education in Engineering, Technology and Management.

Quality Policy

To ensure high standards in imparting professional education by providing world-class infrastructure, top-qualityfaculty and decent work culture to sculpt the students into Socially Responsible Professionals through creative team-work, innovation and research

Vision of the Department

Our vision is to develop the department into a full-fledged centre of learning in various fields of Electronics & amp; Communication Engineering keeping in view the latest development.

Mission of the Department

The Mission of the department is to turn out full-fledged Engineers in the field of Electronics & amp; Communication Engineering with an overall back-ground suitable for making a successful career either in industry/research or higher education in India and abroad. To inculcate professional behavior, strong ethical values, innovative research capabilities and leadership abilities in the young minds so as to work with a commitment to the progress of the nation.

Graduates will be able to

PEO 1 Excel in professional career & higher education, by acquiring
 PEO 1 knowledge in related fields of Electronics & Communication Engineering.

Exhibit leadership in their profession, through technological ability and contemporary knowledge for solving real life problems

PEO 2 : and contemporary knowledge for solving real life problems appropriately that are technically sound, economically feasible & socially acceptable.

PEO 3 Adapt to the emerging technologies for sustenance by exhibiting
PEO 3 : professionalism, ethical attitude & communication skills in their relevant areas of interest by engaging in lifelong learning.

Program Outcomes (B.Tech. – ECE)

At the end of the Program, a graduate will have the ability to

- **PO1** : An ability to apply knowledge of mathematics, science, fundamentals of engineering to solve electronics and communication engineering problems.
- An ability to identify, formulate and analyze and solve complex electronics and
 PO 2 : communication Engineering using the first principles of mathematics and engineering sciences.
- PO 3 : Mathematical Annability to develop solutions to electronics and communication systems to meet the specified needs with appropriate consideration for public health and safety, cultural, societal, and environmental considerations.
- **PO 4** : An ability to design and perform experiments of electronic circuits and systems, analyze and interpret data to provide valid conclusions.
- **PO 5** An ability to learn, select and apply appropriate techniques, resources and modern engineering tools including prediction and modelling, to complex electronics and communication systems.
- **PO 6** : An ability to assess the knowledge of contemporary issues to the societal responsibilities relevant to the professional practice.

PO 7 : An ability to understand the impact of professional engineering solutions in societal and environmental contexts and demonstrate knowledge for the need of sustainable development.

- **PO 8** : An ability to demonstrate the understanding of professional, ethical responsibilities and norms of engineering practice.
- **PO 9** : An ability to function effectively as an individual and as a member or leader in diverse teams and in multidisciplinary settings.
- **PO 10** : An ability to communicate effectively with the engineering community and with society at large.
- **PO 11** An ability to demonstrate knowledge and understanding of engineering and management principles and apply these to manage projects.
- **PO 12** : An ability to recognize the need for, and engage in lifelong learning in the broadest context of technological change.

COURSE OBJECTIVES

On completion of this Subject/Course the student shall be able to:

S.No	Objectives
1	Learn the concepts of Power Amplifiers.
2	To give understanding of tuned amplifier circuits
3	Understand various multivibrators using transistors and sweep circuits.

COURSE OUTCOMES

The expected outcomes of the Course/Subject are:

S.No	Outcomes
1.	Design the power amplifiers
2.	Design the tuned amplifiers and analyze is frequency response
3.	Design Multivibrators and sweep circuits for various applications.
4.	Utilize the concepts of synchronization, frequency division and sampling gates

Signature of faculty

Note: Please refer to Bloom's Taxonomy, to know the illustrative verbs that can be used to state the outcomes.

GUIDELINES TO STUDY THE COURSE / SUBJECT

Course Design and Delivery System (CDD):

- The Course syllabus is written into number of learning objectives and outcomes.
- Every student will be given an assessment plan, criteria for assessment, scheme of evaluation and grading method.
- The Learning Process will be carried out through assessments of Knowledge, Skills and Attitude by various methods and the students will be given guidance to refer to the text books, reference books, journals, etc.

The faculty be able to –

- Understand the principles of Learning
- Understand the psychology of students
- Develop instructional objectives for a given topic
- Prepare course, unit and lesson plans
- Understand different methods of teaching and learning
- Use appropriate teaching and learning aids
- Plan and deliver lectures effectively
- Provide feedback to students using various methods of Assessments and tools of Evaluation
- Act as a guide, advisor, counselor, facilitator, motivator and not just as a teacher alone

Signature of HOD

Signature of faculty

Date:

COURSE SCHEDULE

The Schedule for the whole Course / Subject is:

S. No.	Description		Duration (Date)		
	-	From	То	of Periods	
1.	UNIT - I Large Signal Amplifiers: Class A Power Amplifier- Series fed and Transformer coupled, Conversion Efficiency, Class B Power Amplifier- Push Pull and Complimentary Symmetry configurations, Conversion Efficiency, Principle of operation of Class AB and Class –C and D Amplifiers.	05.02.2024	26.02.2024	14	
2.	UNIT - II Tuned Amplifiers: Introduction, single Tuned Amplifiers – Q-factor, frequency response, Double Tuned Amplifiers – Q- factor, frequency response, Concept of stagger tuning and synchronous tuning	27.02.2024	06.03.2024	8	
3.	UNIT - III Multivibrators: Analysis and Design of Bistable, Monostable, Astable Multivibrators and Schmitt triggerusing Transistors.	11.03.2024	15.04.2024	17	
4.	UNIT - IV Time Base Generators: General features of a Time base Signal, Methods of Generating Time Base Waveform, concepts of Transistor Miller and Bootstrap Time Base Generator, Methods of Linearity improvement.	22.04.2024	01.05.2024	07	
5.	UNIT - V Synchronization and Frequency Division: Pulse Synchronization of Relaxation Devices, Frequency division in Sweep Circuits, Stability of Relaxation Devices, Astable Relaxation Circuits, Monostable Relaxation Circuits, Synchronization of a Sweep Circuit with Symmetrical Signals, Sine wave frequency division with a Sweep Circuit, A Sinusoidal Divider using Regeneration and Modulation. Sampling Gates: Basic operating principles of Sampling Gates, Unidirectional and Bi-directional Sampling Gates, Four Diode Sampling Gate,	02.06.2024	12.06.2024	14	

	Reduction of pedestal in Gate Circuits		

Total No. of Instructional periods available for the course: 62 Hours

SCHEDULE OF INSTRUCTIONS - COURSE PLAN

Unit No.	Lesson No.	Date	No. of Periods	Topics / Sub-Topics	Objectives & Outcomes Nos.	References (Textbook, Journal)
1	1	05.02.2024	1	UNIT - I Large Signal Amplifiers:	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	2	06.02.2024 & 07.02.2024	2	Classification of large signal Amplifiers	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	3	08.02.2024 & 09.02.2024	2	Series fed Class A Power Amplifier , Conversion Efficiency	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	4	12.02.2024 & 13.02.2024	2	Transformer coupled Class A power Amplifier, Conversion Efficiency	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	5	14.02.2024	1	Class B Power Amplifier	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson,

					2009
6	17.02.2024 & 19.02.2024	2	Push Pull class B power Amplifier, conversion efficiency	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
7	20.02.2024	1	Complimentary Symmetry configurations	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
8	22.02.2024	1	Principle of operation of Class AB Power Amplifier	1 1	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
9	24.02.2024	1	Principle of operation of Class –C Power Amplifier	2 2	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
10	26.02.2024	1	Principle of operation of D Amplifiers.	2 2	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009

2	1	27.02.2024 & 28.02.2024	2	UNIT- II Tuned Amplifiers: Introduction,	2 2	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	2	29.02.2024 02.03.2024	2	single Tuned Amplifiers – Q-factor, frequency response,	2 2	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	3	02.3.2024 & 04.03.2024	2	Double Tuned Amplifiers – Q-factor, frequency response,	2 2	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
	4	05.03.2024 & 06.03.2024	2	Concept of stagger tuning and synchronous tuning	2 2	Robert L. Boylestead, Louis Nashelsky - Electronic Devices and Circuits theory, 11th Ed.,Pearson, 2009
3	1	11.03.2024 & 12.03.2024	2	UNIT - III Multivibrators: Classification of Multivibrators	2 2	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	2	13.03.2024 & 14.03.2024	2	Analysis and Design of Fixed bias bistable Multivibrator	2 2	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital

					and Switching Waveforms – 2nd Ed., TMH, 2008
3	15.03.2024 & 16.03.2024	2	Analysis and Design of self-bias bistable Multivibrator	2 2	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
4	18.03.2024	1	Commutating Capacitors, Collector Catching Diodes	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
5	19.03.2024	1	Triggering	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
6	21.03.2024	1	Analysis and Design of Monostable Multivibrator	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
7	26.03.2024	1	Calculation of Pulse width	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008

	8	28.03.2024 & 30.03.2024	2	Analysis and Design of Astable Multivibrator	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	9	08.03.2024 10.03.2024 & 15.03.2024	3	Analysis and Design of Schmitt Trigger	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
4	1	22.04.2023	1	UNIT - IV Time Base Generators:	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	2	24.03.2024	1	General features of a Time base Signal	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	3	25.04.2024	1	Methods of Generating Time Base Waveform	3 3	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	4	27.04.2024 & 29.24.2024	2	Concepts of Transistor Miller and Bootstrap Time Base Generator	4 4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital

		30.04.2024				and Switching Waveforms – 2nd Ed., TMH, 2008 J. Millman, H. Taub and Mothiki S.
	5		1	Comparision of Time base genearators	4	PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	6	01.05.2024	1	Methods of Linearity improvement.	4 4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
5	1	02.05.2024	1	UNIT - V Synchronization and Frequency Division	4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	2	04.05.2024	1	Pulse Synchronization of Relaxation Devices	4 4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
	3	06.05.2024 & 07.05.2024	1	Frequency division in Sweep Circuits, Stability of Relaxation Devices	4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008

4	08.05.2024 & 10.05.2024	1	Astable Relaxation Circuits, Monostable Relaxation Circuits,	4 4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
5	03.06.2024 & 04.06.2024	2	Synchronization of a Sweep Circuit with Symmetrical Signals, Sine wave frequency division with a Sweep Circuit,	4 4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
6	05.06.2024	1	A Sinusoidal Divider using Regeneration and Modulation.	4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
7	06.06.2024	1	Sampling Gates: Basic operating principles of Sampling Gates	4	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
8	10.06.2024 & 11.06.2024	2	Unidirectional and Bi-directional Sampling Gates	5 5	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital and Switching Waveforms – 2nd Ed., TMH, 2008
9	12.06.2024	2	Four Diode Sampling Gate, Reduction of pedestal in Gate Circuits	5	J. Millman, H. Taub and Mothiki S. PrakashRao - Pulse, Digital

			and Switching
			Waveforms –
			2nd Ed., TMH,
			2008

Signature of HOD

Date:

Signature of faculty

Date:

Note:

- 1.
- 2.

Ensure that all topics specified in the course are mentioned. Additional topics covered, if any, may also be specified in bold. Mention the corresponding course objective and outcome numbers against each topic. 3.

LESSON PLAN (U-I)

Lesson No: 02, 03

Duration of Lesson: 1hr 40 min

Lesson Title: Classification of large signal Amplifiers

Instructional / Lesson Objectives:

- To make students understand Operating Point •
- To identify Operating point on Dc load line •
- To understand students the classification of Power amplifiers based on operating point •

Teaching AIDS : PPTs, Digital Board Time Management of Class :

> 5 mins for taking attendance 80 min for the lecture delivery 15 min for doubts session

Assignment / Questions: (Note: Mention for each question the relevant Objectives and Outcomes Nos.1,2,3,4 & 1,3..)

1. Explain Classification of Power Amplifiers

Signature of faculty

LESSON PLAN (U-II)

Lesson No: 01, 02

Duration of Lesson: 1hr 40min

Lesson Title: Tuned Amplifiers Classification

Instructional / Lesson Objectives:

- To make students understand tuned circuit
- To familiarize students on tuned circuits used in tuned amplifiers
- To understand students the concept of Quality factor

Teaching AIDS : PPTs, Digital Board Time Management of Class :

> 5 mins for taking attendance 10 for revision of previous class 75 min for lecture delivery 10 min for doubts session

Assignment / Questions: (Note: Mention for each question the relevant Objectives and Outcomes Nos.1,2,3,4 & 1,3..)

1. Explain briefly about tuned amplifiers

Signature of faculty

LESSON PLAN (U-III)

Lesson No: 04, 05

Lesson Title: Triggering

Instructional / Lesson Objectives:

- To make students understand the Stable states
- To familiarize students on triggering
- To understand students on applying triggering

Teaching AIDS : PPTs, Digital Board Time Management of Class :

5 mins for taking attendance 10 for revision of previous class 75 min for lecture delivery 10min for doubts session

Assignment / Questions:

(Note: Mention for each question the relevant Objectives and Outcomes Nos.1,2,3,4 & 1,3..)

1. Explain various types of triggering. Refer assignment-III & tutorial-III sheets.

Signature of faculty

Duration of Lesson: 1hr 40min

LESSON PLAN (U-IV)

Lesson No: 04, 05

Duration of Lesson: 1hr 40min

Lesson Title: Bootstrap & Miller time base generators

Instructional / Lesson Objectives:

- To make students understand the concept of. Sweep time
- To familiarize students on Sweep Circuits

Teaching AIDS : PPTs, Digital Board Time Management of Class :

5 mins for taking attendance 10 for revision of previous class 75 min for lecture delivery 10min for doubts session

Assignment / Questions:

(Note: Mention for each question the relevant Objectives and Outcomes Nos.1,2,3,4 & 1,3..)

1. Explain Bootstrap and Miller time base generators.

Refer assignment-IV & tutorial-IV sheets.

Signature of faculty

LESSON PLAN (U-V)

Lesson No: 11, 12

Duration of Lesson: 1hr 40min

Lesson Title: Sampling gates

Instructional / Lesson Objectives:

- To make students understand the concept of Sampling gate
- To familiarize students on types of Sampling gates

Teaching AIDS : PPTs, Digital Board Time Management of Class :

> 5 mins for taking attendance 10 for revision of previous class 75 min for lecture delivery 10min for doubts session

Assignment / Questions:

(Note: Mention for each question the relevant Objectives and Outcomes Nos.1,2,3,4 & 1,3..)

1. Explain briefly about Sampling gates Refer assignment-V& tutorial-V sheets.

Signature of faculty

This Assignment corresponds to Unit No. 1

Question No.	Question	Objective No.	Outcome No.
1	Distinguish between small signal and large signal amplifiers. How are the power amplifiers classified? Describe their characteristics.	1	1
2	List out the advantages and disadvantages of All power Amplifiers?	1	1

Signature of HOD

Signature of faculty

Date:

This Assignment corresponds to Unit No. 2

Question No.	Question	Objective No.	Outcome No.
1	 Explain Single Tuned Amplifier with neat circuit diagram and derive the following a) Resonant frequency b) Quality Factor c) Voltage Gain d) Bandwidth 	2	2
2	 Explain Double Tuned Amplifier with neat circuit diagram and derive the following a) Resonant frequency b) Quality Factor c) Voltage Gain d) Bandwidth 	2	2

Signature of HOD

Signature of faculty

Date:

This Assignment corresponds to Unit No. 3

Question No.	Question	Objective No.	Outcome No.
1	Explain design of fixed bias and self-bias Bistable multivibrator	3	3
2	Explain Monostable multivibrator with neat diagram and calculate pulse width.	3	3

Signature of HOD

Signature of faculty

Date:

This Assignment corresponds to Unit No. 4

Question No.	Question	Objective No.	Outcome No.
1	Define the terms slope error, displacement error and transmission error of time-base signal with the help of a neat circuit diagram and waveforms explain the working of a transistor Miller time base generator.	3	3
2	With the help of neat diagram explain the working of transistor Bootstrap time base generator.	3	3

Signature of HOD

Signature of faculty

Date:

This Assignment corresponds to Unit No. 5

Question No.	Question	Objective No.	Outcome No.
1	Distinguish between Synchronization and synchronization with frequency division?	3	4
2	Draw the circuit of two-diode bi-directional sampling gate. Explain its operation & derive expressions for gain and minimum control voltage in the circuit.	3	4

Signature of HOD

Signature of faculty

Date:

TUTORIAL – 1

This tutorial corresponds to Unit No. 1 (Objective Nos.: 1, Outcome Nos.: 1)

- Q1. Audio Amplifiers ar
- a) Class A
- b) Class B
- c) Class AB
- d) NONE

Q2. What is the Maximum Efficiency in Class A Power Amplifier

- a) 100%
- b) 25%
- c) 50%
- d) 78.5%

Q3. Full form of Class D power Amplifier

- a) Class Delay
- b) Class Digital
- c) Class Data
- d) Class Decoder

Signature of HOD

Date:

Signature of faculty

TUTORIAL – 2

This tutorial corresponds to Unit No. 2 (Objective Nos.: 2, Outcome Nos.: 2)

- Q1. How many types of tuned amplifiers
 - **a**) 1
 - b) 2
 - c) 3
 - d) 4

Q2. Which of the following type of frequencies does a tuned amplifier amplifies

- a) High Frequencies
- b) Radio Frequencies
- c) Low Frequencies
- d) None

Q3. Which of the following are the components of tuned amplifiers?

- a) Resistor
- b) Inductor
- c) Capacitor
- d) All

Signature of HOD

Date:

Signature of faculty

TUTORIAL SHEET – 3

This tutorial corresponds to Unit No. 3 (Objective Nos.: 3, Outcome Nos.: 3)

Q1. How many types of multivibrators

- a) 1
- b) 2
- c) 3
- d) 4

Q2 How man stable states in Astable Multivibrator

- a) 1
- b) 0
- c) 2
- d) 4

Q3. What is the pulse width of mono stable Multivibrator?

- a) 1.1RC
- b) 0.69RC
- c) 1.38RC
- d) 0.35RC

Signature of HOD

Date:

Signature of faculty

TUTORIAL - 4

This tutorial corresponds to Unit No. 4 (Objective Nos.: 3, Outcome Nos.: 3)

- Q1. In which circuit Positive ramp produced
- a) Miller circuit
- b) Bootstrap Circuit
- c) Both
- d) None

Q2. In which circuit hold time is zero

- a) Miller Circuit
- b) Bootstrap Circuit
- c) Both
- d) UJT

Q3. In which negative ramp produced2

- a) Miller circuit
- b) Bootstrap Circuit
- c) Both
- d) None

Signature of HOD

Date:

Signature of faculty

TUTORIAL SHEET – 5

This tutorial corresponds to Unit No. 5 (Objective Nos.: 5, Outcome Nos.: 5)

Q1. In an ideal Sampling gate during Transmission a) Vo=Vi b) Vo=1/Vi c) Vo=Vi/2 d) None

Q2. Unidirectional gates transmit signals

a) Of only one Polarity

b) In only one direction

c) Of both the Polarities

d) None

Q3. Synchronization with symmetrical signals is possible for

a) Tp<=T0

b) Tp>=T0

c) Both

d) none

Signature of HOD

Signature of faculty

Date:

EVALUATION STRATEGY

Target (s)

a. Percentage of Pass : 95%

Assessment Method (s) (Maximum Marks for evaluation are defined in the Academic Regulations)

- a. Daily Attendance
- b. Assignments
- c. Online Quiz (or) Seminars
- d. Continuous Internal Assessment
- e. Semester / End Examination

List out any new topic(s) or any innovation you would like to introduce in teaching the subjects in this semester

Case Study of any one existing application

Signature of HOD

Signature of faculty

Date:

COURSE COMPLETION STATUS

Actual Date of Completion & Remarks if any

Units	Remarks	Objective No. Achieved	Outcome No. Achieved
Unit 1	completed on 26.02.2024	1	1
Unit 2	completed on 06.03.2024	2	2
Unit 3	completed on 15.04.2024	3	3
Unit 4	completed on 01.05.2024	3	3
Unit 5	completed on 12.06.2024	3	4

Signature of HOD

Signature of faculty

Date:

Mappings

1. Course Objectives-Course Outcomes Relationship Matrix (Indicate the relationships by mark "X")

Course-Outcomes	1	2	3	4	5
Course-Objectives					
1	Н	М			
2		Н			
3			Н		
4				Н	М
5				М	Н

2. Course Outcomes-Program Outcomes (POs) & PSOs Relationship Matrix (Indicate the relationships by mark "X")

CO's /PO'	PO 1	Р 02	PO 3	PO 4	Р 05	Р 06	Р 07	PO 8	PO 9	PO 10	PO 11	PO 12	PS O1	PS O2	PS O3
s CO1	н	н	н	1	-	н	м		-	-	-	1	н		1
				L	-			-	-	-	-	L .		L	L
CO2	н	н	н	L	-	М	М	-	-	-	-	L	н	М	L
CO3	н	н	Н	L	-	М	М	-	-	-	-	L	Н	L	L
CO4	Н	Н	Н	L	-	Н	М	-	-	-	-	L	L	М	L
CO5	Н	Н	Н	L	-	М	М	-	-	-	-	L	L	L	L

3-HIGH

2-MEDIUM

1-LOW

Rubric for Evaluation

Performance Criteria	Unsatisfactory	Developing	Satisfactory	Exemplary
	1	2	3	4
Research & Gather InformationDoes not collect any information that relates to the topicFulfill team role's dutyDoes not perform any duties of assigned team role.		Collects very little information some relates to the topic	Collects some basic Information most relates to the topic	Collects a great deal of Information all relates to the topic
		Performs very little duties.	Performs nearly all duties.	Performs all duties of assigned team role.
Share Equally	Share Equally Always relies on others to do the work.		Usually does the assigned work - rarely needs reminding.	Always does the assigned work without having to be reminded
Listen to other team mates	Is always talking— never allows anyone else to speak.	Usually doing most of the talking rarely allows others to speak.	Listens, but sometimes talks too much.	Listens and speaks a fair amount.



¥.



II B.TECH IV SEMESTER I MID EXAMINATIONS - APRIL 2024

Branch: B.Tech(ECE)	Max. Marks	: 30								
Date: 03-Apr-2024 FN	Time: 120 M	linutes								
Subject: Electronic Circuit Analysis, EC405PC										
PART-A	_									
ANSWER ALL THE QUESTIONS	I									
Q.No Question	BTL									
1. What is the Maximum efficiency in Class A Power Amplifier ()	CO1	1								
(A). 100% (B). 50% (C). 25% (D).78.50%										
2. Class C Power Amplifier Other Name ()	CO1	1								
(A). Tuned Amplifier (B). RF Amplifier (C). Both a and b (D).	None									
3. What is the disadvantage of transformer Coupled Class A Power Amplific	ers () CO1	1								
(A). Less Efficiency (B). Bulky,Costlier (C). Less no. of Components to seried fed Class A	(A). Less Efficiency (B). Bulky, Costlier (C). Less no. of Components (D). Efficiency									
4. Efficiency of Class D Power Amplifier	2									
(A). 25% (B). 50% (C). 78.50% (D). 100%										
5. LC circuit in a tuned amplifier is also called ()	CO2	1								
(A). Resonance Circuit (B). Tank circuit (C) Resistive Circuit (D) B	oth a and b									
6. Which of the following are the componenets of tuned amplifiers? ()	CO2	1								
(A). Inductor (B). Capacitor (C). Resistor (D). All of the above										
7. Which of the following is the formula of quality factor of tuned based am	plifier () CO2	2								
(A). Inductor Impedance/ Resistance(B) Capacitor Impedance/ResistaImpedance/Reactance(D). B.th a and b	nce (C). R	Resistor								
8. What is the formula for resonant frequency ()	CO2	1								
(A). 1/[2LC] (B). 1/2LC (C). 1/2Πsqrtof LC (D). 1/[2ΠLC]										
9. How many types of multivibrator ()	CO3	1								
(A).1 (B).2 (C).3 (D).4										
10. How many stable states in Astable multivibrator ()	CO3	1								
(A). 0 (B). 1 (C).2 (D). 3										

PART-B

ANSWER ANY FOUR	4X5M=20M			
Q.No Question	СО	BTL		
11. Explain Class C Power Amplifier and derive efficiency	CO1	3		
12. Explain Complementary Symmetry Class B Power Amplifier with neat V	Vaveforms CO	1 2		
13. Explain effect of bandwidth in cascading of single tuned amplifier	CO2	3		
14. Explain Double tuned Amplifier with neat diagram	CO2	3		
15. Explain analysis of fixed bias binary with circuit diagram	CO3	3		
16. Explain brief Classification of Multivibrators	CO3	2		



4



went and the second sec

II B.TECH IV SEMESTER II MID EXAMINATIONS - JUNE 2024

Date : 2	: B.Tech. (ECE) 0-Jun-2024 Session : Morning : Electronic Circuit Analysis,EC405PC		Iax. Mark ïme : 120	
	PART - A			
ANSWE	R ALL THE QUESTIONS		10 X 12	M = 10M
Q.No	Question		CO	BTL
1.	How many unstable states in Astable Multivibrator (A). 1 (B). 2 (C). 0 (D). None	()	C03	Ll
2.	Which circuit is called as Square wave Converter	()	CO3	L1
	(A). Bistable Multivibrator (B). Monostable Multivibrator (C). Astable Schmitt trigger	e Mul	tivibrator	(D).
3.	In Which circuit hold time is zero)	CO4	L1
	(A). Miller circuit (B). Bootstrap sweep circuit (C). UJT Relaxation cl	rcuit	(D). Non	3
4.	In which circuit Postive ramp produced)	CO4	LI
	(A). Miller circuit (B). Bootstrap sweep circuit (C). both (D). None			
5.	Miller sweep generator produces ()	CO4	LI
	(A). Postive going ramp (B). Negative going ramp (C). constant (D).	Non	0	
6.	In voltage time base genearator)	CO4	LI
	(A). Voltage proportional to time (B). Current Proportional to time (C) Current (D). None	. Vol	tage propo	rtional
7.	Synchronization with symmetrical signals is possible for ((A). Tp<=T0 (B). Tp>=T0 (C). Both (D). None)	CO5	LI
8.	In an ideal Sampling gate during Transmission ()	CO5	LI
0/550	(A), Vo=Vi (B), Vo=1/Vi (C), Vo=Vi/2 (D). None of these	200		
9.)	CO5	LI
	(A). continuous Signal (B). square signal (C). Sawtooth signal (D). P	lone		
10.	그 것 같아요. 문법 그 것 같아. 친구가 도 이것이 가지 않는 것 같아요. 이 것 같아요. 이 것 같아요. 이 것 같아. 한 것 같아. 한 것 같아. 한 것 같아.)	C05	LI
	(A). Logic Gates (B). Linear Gates (C). Both (D). None PART - B			
ANSWE	R ANY FOUR		4 X 5M	= 20M
Q.No	Question		CO	BTL
11.	Explain schmitt trigger with neat circuit diagram and waveforms		CO3	L2
12.	With the help of neat circuit diagram and waveforms, explain the working of a collector coupled Astable Multivibrator? Obtain the expression for frequency in Astable Multivibrator		C03	1.3
	expression for inequality in resource multiviorator.			

	expression for frequency in Astable Multivibrator		
13.	Explain Bootstrap sweep generator with neat circuit diagram and waveforms	CO4	1.3
14.	Explain Linearity Improvement	CO4	L2
15.	Explain the basic principles of sampling gates using series switch and also give the applications of sampling gate	CO5	L3
16.	With neat circuit diagram, waveforms explain the frequency division in monostable multivibrator	CO5	L2

ANURAG Engineering College

(An Autonomous Institution)

Ananthagiri (V & M), Suryapet (Dt.), Telangana - 508206.

Electronics & Communication Engineering - A II B.Tech II Semester Mid Marks List

S.No.	H.T.No.	Name of the Student	Mid - I Marks (30)	Mid - II Mar ks (30)	Avg of Mid- I & Mid- II (A)	Assi gnm ent - I (5)	Assig nmen t - II (5)	Avg of AssgI & AssgII (B)	Viva Voce (5) (C)	Total (A+B+C)
1	22C11A0401	VANKA ADARSH REDDY	16	16	16	5	5	5	5	26
2	22C11A0402	PILLALAMAR RI AJAY	14	14	14	5	AB	3	5	22
3	22C11A0404	THUNKOJU AKHIL	30	27	29	5	5	5	5	39
4	22C11A0405	GADDAM AKHILA	15	29	22	5	5	5	5	32
5	22C11A0407	AITHAGANI ANUSHA	29	29	29	5	5	5	5	39
6	22C11A0408	KARISHA ASHOK	18	27	23	5	5	5	5	33
7	22C11A0409	KILARU BHASWANTH KUMAR	18	29	24	5	5	5	5	34
8	22C11A0410	ERLA BHAVANA	27	29	28	5	5	5	5	38
9	22C11A0411	BANOTHU CHANDRA SHEKAR	20	13	17	5	5	5	5	27
10	22C11A0413	GUGULOTHU DIVYA	30	30	30	5	5	5	5	40
11	22C11A0414	KOTHAPALLI DIVYA JYOTHI	22	27	25	5	5	5	5	35
12	22C11A0415	THALLA GAYATHRI	29	29	29	5	5	5	5	39
13	22C11A0416	GODHUMAL A GOPICHAND	29	27	28	5	5	5	5	38
14	22C11A0417	BHUKYA HARSHITHA	26	30	28	5	5	5	5	38
15	22C11A0418	REDDYMALL A JANAKI RAM REDDY	11	8	10	5	5	5	5	20
16	22C11A0419	SHAIK JASMINE	27	29	28	5	5	5	5	38
17	22C11A0420	JANAPATI JYOSHNA	26	29	28	5	5	5	5	38
18	22C11A0421	DHARAVATH KARTHIK	16	24	20	5	5	5	5	30
19	22C11A0422	JONNALAGA DDA KAVYA	22	29	26	5	5	5	5	36

20	22C11A0423	JONNALAGA DDA KAVYA SREE	20	29	25	5	5	5	5	35
21	22C11A0424	SHAIK KHATIJA	30	30	30	5	5	5	5	40
22	22C11A0425	KONDRU LAKSHMI	AB	22	11	5	5	5	5	21
23	22C11A0426	BODA LIKHITHA	27	27	27	5	5	5	5	37
24	22C11A0427	KUNDURU LIKHITHA REDDY	26	28	27	5	5	5	5	37
25	22C11A0428	CHINTHAKU NTLA LOKESH REDDY	29	30	30	5	5	5	5	40
26	22C11A0429	KOLLURI MADHU	14	15	15	5	5	5	5	25
27	22C11A0430	GUJJULA MAMATHA	AB	AB	0	AB	AB	0	AB	0
28	22C11A0431	MADASU MAMATHA	AB	AB	0	AB	AB	0	AB	0
29	22C11A0432	CHINNAM MANASA	15	17	16	5	5	5	5	26
30	22C11A0433	NANNEBOIN A MEGHANA	30	29	30	5	5	5	5	40
31	22C11A0434	BHUKYA MOKSHAGN A	26	25	26	5	5	5	5	36
32	22C11A0435	GUNDLA NANDINI	29	30	30	5	5	5	5	40
33	22C11A0436	AKULA NARESH	27	30	29	5	5	5	5	39
34	22C11A0437	KODI NAVEEN	19	27	23	5	5	5	5	33
35	22C11A0438	POLOJU NAVEEN	27	29	28	5	5	5	5	38
36	22C11A0439	VARRA NAVEEN REDDY	15	18	17	5	5	5	5	27
37	22C11A0440	MALLELA NAVYA	26	30	28	5	5	5	5	38
38	22C11A0441	PAGADALA NAVYA	30	30	30	5	5	5	5	40
39	22C11A0442	MADDURI NICHITHA	26	29	28	5	5	5	5	38
40	22C11A0443	KOVVURI NIKHIL	5	10	8	5	5	5	5	18
41	22C11A0444	GUDIPATI NIKHIL SAI KUMAR	16	29	23	5	5	5	5	33
42	22C11A0445	NAGIREDDY NIRANJAN REDDY	27	28	28	5	5	5	5	38
43	22C11A0446	ENUGURTHI NITHIN	18	16	17	5	5	5	5	27
44	22C11A0447	BANALA NITHIN	24	27	26	5	5	5	5	36

		VAMSHI								
45	22C11A0448	UDARI NITHISH KUMAR	18	20	19	5	5	5	5	29
46	22C11A0449	AKARAPU POOJITHA	29	30	30	5	5	5	5	40
47	22C11A0450	BOLLAKA POOJITHA	30	30	30	5	5	5	5	40
48	22C11A0451	YARAGANI PRAJVAL	21	25	23	5	5	5	5	33
49	22C11A0453	MAMIDI PRIYANKA	26	27	27	5	5	5	5	37
50	22C11A0454	THOKALA PURUSHOTH AM	15	17	16	5	5	5	AB	21
51	22C11A0455	MOHAMMAD RAFI	15	14	15	5	5	5	5	25
52	22C11A0456	NUKALA RAJAGOPAL REDDY	29	30	30	5	5	5	5	40
53	22C11A0457	K RAJU	29	30	30	5	5	5	5	40
54	22C11A0458	PANGOTH RAM KUMAR	22	27	25	5	5	5	5	35
55	22C11A0459	SHEELAM RAMAKANTH	16	25	21	5	5	5	5	31
56	22C11A0460	BANOTHU RAVI	28	30	29	5	5	5	5	39

ANURAG Engineering College

(An Autonomous Institution) Ananthagiri (V & M), Suryapet (Dt.), Telangana - 508206. Electronics & Communication Engineering - B II B.Tech II Semester Mid Marks List

S.No	H.T.No.	Name of the Student	Mid - I Mark s (30)	Mid - II Mark s (30)	Avg of Mid -I & Mid -II (A)	Assignmen t - I (5)	Assignmen t - II (5)	Avg of Assg. -I & Assg. -II (B)	Viva Voc e (5) (C)	Total (A+B+C)
1	22C11A0461	KOTIKA RAVI KIRAN	28	30	29	5	5	5	5	39
2	22C11A0462	SHAIK RESHMA	24	30	27	5	5	5	5	37
3	22C11A0463	BADETI SAI	27	26	27	5	5	5	5	37
4	22C11A0464	SAMPATHARAO SAI KUMAR	21	30	26	5	5	5	5	36
5	22C11A0465	KALLA SAI MANOJKUMAR	28	26	27	5	5	5	5	37
6	22C11A0466	KANDULA SAIKIRAN	16	24	20	5	5	5	5	30
7	22C11A0467	SHAIK SAMEER	27	23	25	5	5	5	5	35

8	22C11A0469	ANANTHARAPU SANJAN	25	24	25	5	5	5	5	35
9	22C11A0470	PALLY SANTHOSH REDDY	20	20	20	5	5	5	5	30
10	22C11A0471	SHAIK SHAFIQ	26	30	28	5	5	5	5	38
11	22C11A0472	N SHARATH CHANDRA	30	30	30	5	5	5	5	40
12	22C11A0473	BATTULA SHARATH GOPAL	14	18	16	5	5	5	5	26
13	22C11A0474	KUMBHAM SHIRISHA	20	22	21	5	5	5	5	31
14	22C11A0475	PANUGOTH SHIVA	25	24	25	5	5	5	5	35
15	22C11A0476	BOLISETTY SHIVA SHANKAR	14	22	18	5	5	5	5	28
16	22C11A0477	CHENNAKESHAV A SHREYA	27	25	26	5	5	5	5	36
17	22C11A0478	BHUKYA SIDDU NAIK	17	30	24	5	5	5	5	34
18	22C11A0479	MEKALA SINDHU	30	30	30	5	5	5	5	40
19	22C11A0480	LAVORI SRAVANI	30	30	30	5	5	5	5	40
20	22C11A0481	LINGAM SRAVANI	21	30	26	5	5	5	5	36
21	22C11A0482	BODDU SREEJA	23	29	26	5	5	5	5	36
22	22C11A0483	EATUKURI SRI LAKSHMI	30	30	30	5	5	5	5	40
23	22C11A0484	KAVURI SRICHANDANA	24	29	27	5	5	5	5	37
24	22C11A0485	KUKKALA SRUJAN	15	25	20	5	5	5	5	30
25	22C11A0486	RAVELLA SURYA	19	22	21	5	5	5	5	31
26	22C11A0487	KUNCHALA TRIVENI	29	30	30	5	5	5	5	40
27	22C11A0488	PEDANATI UDAY SAINADH	AB	AB	0	5	AB	3	AB	3
28	22C11A0489	SIRAM SETTI UMAMAHESH	29	29	29	5	5	5	5	39
29	22C11A0490	BANOTHU USHA	27	30	29	5	5	5	5	39
30	22C11A0491	DHANIYAKULA USHASRI	22	30	26	5	5	5	5	36
31	22C11A0492	ATHKURI VAMSHI	25	29	27	5	5	5	5	37
32	22C11A0493	THAMMINENI VENNELA	13	19	16	5	5	5	5	26
33	22C11A0494	PALLA VIJAY KUMAR	AB	AB	0	AB	AB	0	AB	0
34	22C11A0495	GUNNAM VIJAY SIMHA REDDY	13	22	18	5	5	5	5	28
35	22C11A0496	KASANI VINAY TEJA	23	28	26	5	5	5	5	36
36	22C11A0497	TELAGORLA VINAY	22	28	25	5	5	5	5	35
37	22C11A0498	DAMMALAPATI VINOD KUMAR	19	30	25	5	5	5	5	35
38	22C11A0499	KATIKAM VISHVA TEJA	11	10	11	5	5	5	5	21
39	22C11A04A 0	BANOTHU YAMINI NAIK	23	29	26	5	5	5	5	36
40	22C11A04A 1	BASANAKARRA YASHWANTH	29	28	29	5	5	5	5	39

41	22C11A04A 2	REMIDALA YASHWANTH	14	23	19	5	5	5	5	29
42	22C11A04A 3	SAYYAD YASIN	15	22	19	5	5	5	5	29
43	22C11A04A 4	MACHIREDDY PRATHYUSHA	25	28	27	5	5	5	5	37
44	22C11A04A 5	REDDIMALLA BHANU PRAKASH	24	29	27	5	5	5	5	37
45	23C15A0401	AKHILESHWARI SUDDALA	14	23	19	5	5	5	5	29
46	23C15A0402	ANJALI CHILAKAMARRI	26	25	26	5	5	5	5	36
47	23C15A0403	DURGA SAI ACHANTA	24	25	25	5	5	5	5	35
48	23C15A0404	HARINI SHANAGAPATI	22	20	21	5	5	5	5	31
49	23C15A0405	LAXMI GAYATHRI NERELLA	27	26	27	5	5	5	5	37
50	23C15A0406	MUKESH SIVAKAVI	10	23	17	5	5	5	5	27
51	23C15A0407	NAVYA SRI MADURI	28	28	28	5	5	5	5	38
52	23C15A0408	RAMARAO THODETI	18	25	22	5	5	5	5	32
53	23C15A0409	SAMAD SHAIK	27	28	28	5	5	5	5	38
54	23C15A0410	SANDEEP ATHMAKURU	28	29	29	5	5	5	5	39
55	23C15A0411	VENKATA KRISHNA KARAMSETTI	26	25	26	5	5	5	5	36

	ANURAG (An Aut (Approved by AICTE, New Dath, Affiliated Ananthagiri (V & M), Program						YEAR	SEMESTER	MIDE	MIDEAM		
B.Tech. M.Tech. M.B.A.							TI II Regulation :2-22 Branch or Specialization: 606					
HALL TICKET NO. 22 C 1 1 A 0 4 7 2 Course: State is Charles						0	Regulation 12-22 Branch or Special Chandred					
							Signature of Student: NJhavath Chandra Signature of Invigilator with date: 20-20-00-00-00-00-00-00-00-00-00-00-00-0					
Q.No. and Marks Awarded							Signature of Invigilator with date: 8 2010619-14 Signature of the Evaluator:					
2 3	4 5		8	9	10	11	Signature of Maximum	30	Marks	30		
		-1		-	(Star	rt Writ	ing From Here)	17				
, D			- Bally		The state	1 Attended	E P					
							19.Engi					

PORT-B 11 Schmitt Inigger Pulce RI 3 VO +1 RG O peration. * Chmitt trigger is sho known as Emitter Coupled Bistable Multivibrator because the Transiston Q, 20, are Coupled With emitter regulance (ne) To, it is also called as Emitter Coupled Bistable Multi Urbrator. * In this the input Voltage is applied to the Q. Transito and Output is observed at Q. fransistor with respect to gound. + In this Gravit, the Transistor & ach as in active region and Q. Transfor acts in Saturation region. + Whenever the bare voltage is Ten than the aut-off Voltage then the Transitor Q. R.O. are in Cut-off region

to In this Gravit, the Gravit is operated in 3 different regions (active, Saturation, Cut off) so it is called as a Special type of Mulkurbrator to In this weithout any ingging the State are Transition + If the give any ilp (square, Triangular or Inusoida)) we get ofp as a Square wave to, it is also known a square where Converter + It has two biggins point known as Opper Triggering point & hower trigging point Waveform SVie S Collector Coupled Astable Multivibrativ: The Multivibrator which has no stable States and having two Quarios Unstable States is known as Detable Multivibrator + No External triggering is required to Change One State to another State * It is also known as Free running Multurbrator Lecar to each time division the pulle switch off or ON. + Two Capaciton are used as the Coupling Capaciton in H. Artalal, Multhistorat

Circult --DUCE 0.01 6113 GND The important point is that offis of Two Transitors are alway: Complementary in astable Multi-Operation: Firstly Vcc supply is applied to both Transiton through R, & n, due to initial imbalance in the Circuit though the revision are identical Only othe of the Transitor will be ON and other is in OFF state. Let US Consider; Case 1- Q is DN'EQ, is in OFF. " "Dhubiever the Francister is Q2 in ON state then the Capacitor of which is earlier in Charging State will be dircharger through R_------ QON: at node A is The Capacity C, will be charges through Ro, - c, - Q-on. at node B. ill Whensever G discharges at some time the

Case e: Q, ON E Q, L OFF. i thehenever Q, S: in ON. then G, discharges Monigh Ry-C, E Quy them It discharges through Cat hode B. 1) And Simultaneously Capacitie 5, Charge through Roy OF Rond i At some time, the discharged Capacitor Ci It will get small and small Unkil the autoff wolkage Of Q, then it is onl E Q, will be OFF. is In this Cases, we Understand that the Astable is hee morning Multi. Waveforms Very Vec Q.OFF QUUFP QON OLDEF VCEJALO VBY VB6Jal' VCC Vac Q, OFF Q, ON Q, DIN'I QOFF Vellat VBIA VISEJAL

13. Bool Strap Sweep Generater avail on 1 ba OUCE Vin (m) * In this Transiston Q, & Q, Will produce a time base signal. It is one of the applications of time base generation. * The Capacitor which is at the base of as will give W Sweep Signal. F The Knjout Signal is always a pulse or a rectangular Banal. + In this the important thing 11 Q, acts a Twitch and of acts an an Emitter follower because the Ofp is Seen at the Emitter OF Do. + IF the pulse is positive then Q, acto as and switch tit pulse is Negative then Q, acts as off switch Operation . Convidue a Q' Transister is in ON state then the Capacity (c) Charges coto, Vcc. then the Output of the first transister while is opened as 0.3 v ab Vc, then it connects to the base of Q2 then


Conder a Negatic public or polants is applied to the base of of then the transter will be the OFF and the Capacity G, Charges Capacity sweep through 2) at the Espacities of Le Very larger than sweep Capacitor the g capacity acts a battery voltage this it gives Supply to check then doubt a sevene brand and voltage drop across RI & constant and Capacitor Charges more and signal increases lisearly as a public ramp. Then automatically G is connected to Q transista then Q will be in ON and whenever Megahic puble is removed the Capacita discharges lowly 1 Et is the Operation of bootshap to generate time base signal. · · · · Waveformi Vior 14 Neu DOMERIC D Vet: Vo.1 VCC -0.3

14 Linearth Minnement Simprovernent Linearity movement decredes the signal improvement Of Americanity; Then it has two arouse in headants improvement. 1. Voltage Swap arant / Upitage time generatu:-Uma F.- X In the Voltage Sweep Tircuit the Sweep signal to produced with ruped to Capacitor and it is Operated Wring Switch thehenever the switch is in Open Gravit or OFF then the Capacity starts charging from withat to peak value Say ver then the Iweep Agnal is produced a Capacita Starts Chargins from a to vec * Whenever the Switch is short Circuit or ONI then the Capacitos whice stored is discharged story with respect to ground then the Sweep voltage decreated + By this voltage swep generator the voltage is directly proportional to time. $= \frac{1}{C} \frac{V_{e}}{P} = \frac{V_{e}}{C} = \frac{1}{C} \frac{V_{e}}{P}$ 1:4 Va act

ANURAG ENGINEERING COLLEGE (Approved by Arc YE, New Press, Aromated to Intraction, stylesystem) Ameritiapir (V & M), Recent, Surgarus (clicat), Tetarigana ADDITIONAL SHEET HIS Hall Ticket Noi 2201100402 BIGNTURE OF INVIORATOR 1 Same of Examination 20 06/24 COLUMN STOCKMENT & MONTH & BANKAS Cument Sweep Great Elman - 0 Ro. Vin a * In this ament Sweep arault, the output is produced a airent waveforms then it via a pairive element is the Circuit live RLC. * But it Usu inductor Used in the Circuit + Theisductor plays an "important role in Calculations the fiveep Current. + The inductor does not change amont instantancounty * If the Popul voltage is greater than Vr (cut in voltage) then the Capo maticta starts increasing form a to man be amont. # If the input voltage is smaller than aut-involtage they arrent starts decreasing from man to mio. + In this ament & proportional to hime CIP. m.+1

	(An Aut (An Aut (An Aut) (An A	Kodad, Buryapet (Diat), Telangana. YEAR SEMESTER MID EXAMINATIO				
	B.Tech M.B.A.	II	I	II		
1	HALL TICRET NO.	Regulation : R.2.2 Branch or Specialization: EGE				
1	22011A0443					
	Course: Electronic Circuit Analysis					
ł	0.No. and Marks Awarded	Name of Street or other Designation of Street or other	the Evaluator	The second		
t	1 2 3 4 5 6 7 8 9 10 11	Maximum	30	Marks 6		
	(Blart Writ	Marks [Ing From Here)	<u> </u>	Obtained		
	PAR-	- A				
	1 III					
۱.	Dd					
2.	c					
3.	в					
4.	RZ					
	DA					
5.	Ba	h				
6.	DV	1. · ·				
7.	AL	forman and				
8.	Bd ANU	IRA(T	Sec. The s		
7.	C/	Shaah				
10.	BX AM	di				
10,						
	Enginoprin	ig Engir	ieers			
	Enumeerin	Section Sectio				
	- Engineenin					

Port - B 12. 0 des se se so so 00/00/00/00/00 1:0 10 efficiency (n) Pac x 100 %. Engineering Engineers 11. __(1)-Ac power (Pac):-



Vie Vm Somet V: 2 D R. = OFF an concel of alive Region NE - potiental Re NE = TELRE IC = N/NX IB+IC ICL - All MA ICZ RE Je -(RI= GN, QN= DAF 127 Astable multivebratox DVCC 3 Q. B Q, B E *

NA2 I-1 JBI VB2 T = TixTa Q = VAIX JB, VA2XVB2 T= QINQ2 (L


Unit -5

SCA


1. Bistinguish between synchronization and synchronization with frequency devision? Ange-Synchronization and frequency division :-=> In a pulse on digital system Employ's Sevenal different types of basic waveform generator like multivibgators, sweep genuators blocking oscillators etc., as these are regulated for => It is very essential that these generators operate in synchro its subsystems. -nision i.e. in step with are another. => The frequencies of the waveforms may be Equal of different => If the flequencies are Equal there is no serials problem Encounters in running the generators synchronously. => However if the frequency of the waveform are not the saw, steps must be taken to Ensure that the generator still ⇒ when generator with frequencies orun in synchronf zation the synchronigation is achieved with different frequencies of for example one frequency being twice the other. Parinciple of Synchronization:-=> bet a unifunction transistor (UJT) relaxation oscellator be considered. >UJT is a Quitent controlled negative resistance deurce which Can be used as a switch. =) It generates a voltage whose waveform is sawtooth signal => The voltage rises exponentially as the apacetor charges with UJT OFF, until it becomes Equal to the peak voltage vp.

22CITAO H62

=> When the capacitor voltage Equal up the UTT becomes our and the capacitor discharges. The voltage falls to the value 4, the valley voltage.




⇒ from the circuit before the eapplication of the synchronising pulses at the sync input terminal of the device ⇒ the situation which obtains after the application of the synchronising pulses.




⇒ The application of synchronising pulses, in general, has the Effect of lowering the peak voltage vp. Thus in the figure vp<vp. ⇒ It is seen that the first few pulses have no Effect what aver, on the operation of the generator and the generator contr nuous to run unsynchronised, since these pulses fail to terminate the cycle permatively because of their for adequate amplitude.

=) the generated new surs synchronizentlowly with the synchronising pulses.




is, the pulse amplitude must be adequately large so that it is capable apable of terminating the cycle permaneterly near the peak. => het us consider the situation when To is much larger than Tp, as for Example. To 7 2 Tp and the pulse amplitude



⇒ Also the Sweep voltage is fund to make one cycle for Every two cycles of the synchronising pulses. ⇒ After Synchronism has been Established The of period of the generator decercages stightly 1.8, TS < TO

=> The generator functions as a divider with a division factor of D. since for Every two cycles of the generator voltage. > This mechanism of bringing about synchron resortion as blequency division and the power of synchronisation tryned as synchronisation with frequency-=> In the Example considered above TOTATE with the result that TS = 2TP = TS = 2 ⇒9f To73Tp =>To/rp=3 =)In such a crecuit, for every n cycles of The synchronising pulses, the genyator voltage would complete once cycle. 2. Byow the circuit of two- diode bi-directional sampling gate. Explain pts operation & derive Expressions. For gain and minimum contral voltage in the decuit. Bidisectional diode sampling gates Bidisectional Sampling gate using diodes have base advantages of lineasity of operation. Also they can be adjusted easily to obtain zego Pedestal.



=> 90 this circuit two symmetrical gating voltages tred -ve are required the circuit redgawn as below.

philita & starter

=> when the control signal are at levels the & - ve reprectively => when the slg of A istve & at B is - ve both dio de D1 & D2 are on and then a sample of vs appears of the Olp. => of the diodes are idential in characteristics because of symm etay in the circuit of pedestal Can appear at the olp. () when ve (Di) = + ve & ve (D2) = - ve Then D1& D2 age forward biased is closed switches vo=vs. At this period time is called transmission =>-At this condition VS=01 means vo=01 based on control signal ciscuit acts of AND gate operation with vezlogic 1.8-vezlogi => vo is only function of vs when 0, 8 02 consists voltage of vc8 li, when ve(Oi)=-vA & ve(O2)=+vA Dib 02 are reverse biased and acts as open circuit vo=0 vo is independent of us. This period is called non Transmission period. Gaine-1) Gain A= - Vo and calculate ve min =)At transmission puiled 0, & 02 are followed biased Vening No (min +ve to be applied of) => At non Transmission period 0,802 are reverse brayed voning vomin (mintre voltage to be applicate D2) => At clacuit can be redrawn with Theurnin's these

Ver => The winning presistance at Diboz Ri= Rth= R2Rc of vs=vc=0 => The venin's voltage is calculated using vs by first we using => The venin's voltage is calculated using vs by first we using => Vs Co & Ve=b The vinity equivalent voltage using vs of point -A

$$V_{AS} = \frac{R_{c}}{R_{c}+R_{2}} v_{S} \left(\stackrel{\circ}{\cdot} \stackrel{\circ}{\circ} \alpha' = \frac{R_{c}}{R_{c}+R_{2}} \right)$$

= $\alpha' v_{S}$
= $\alpha' v_{S}$
= $\gamma' v_{S} = 0, & V_{c} \neq 0$ $V_{AC} = \frac{R_{2}}{R_{c}+R_{2}} v_{C} \left(\stackrel{\circ}{\cdot} \frac{R_{c}}{R_{c}+R_{2}} \right)^{-2} \alpha'$
= $(1-\alpha') v_{C} \left[1-\kappa = 1 - \frac{R_{c}}{R_{c}+R_{2}} \right]$
= $(1-\alpha') v_{C} \left[1-\kappa = 1 - \frac{R_{c}}{R_{c}+R_{2}} \right]$
= $\frac{R_{c}}{R_{c}+R_{2}} = \frac{R_{c}}{R_{c}+R_{2}}$

=> each diode has been seplaced by its plece wise linear model i.e., a battery of vs Equal to the affect voltage in servery with a resistance Rs Equal to the diode forward resistance. >> By using Risk & Equilablent, resistance of Rs = Ritef. >> By using Risk & Equilablent, resistance of Rs = Ritef. >> Job the calculation of gain apply the venin's Equivalent cracult at Rg the cracult of >> Vc voltage are forward blasted Dis Dz and vs is directly payled to voltage are forward blasted Dis Dz and vs is directly Payled to voltage with respect to vc vs. Equivalent cracult with respect to vc vs.

(a)

$$\begin{array}{c} (a) \\ (b) \\ (c) \\$$

VC(min) = (RC) (PS R3+2R2) VS => A minimum control voltage (Icimin) is required to keep both the diodes OFF when no sampling takes place => Apply EUL actoss diode D2 $\nabla \rho = - \alpha \nabla s + (1 - \alpha) \nabla \rho$ worst case condition vo, & voz=ov $2 \propto v_s$ $3 \leq \alpha_s Q_+$ $3 \leq (1-\alpha) = v_0 Q_+$ $(1-\alpha) = v_0 Q_+$ $0 = -\alpha_{uS} + (1 - \alpha)v_0$ aus=(1-a)vo =>(1-~)Vn= xvs RC+PS Vn2 Pc+PS Vn 2 Re VS Vnminz Re-VS In practice for safety reasons larger values of Vomin of vomin are choosen compared to the above minimum values. =>-A larger value of values improves the linearity Pr addition to safety.

Bisadvantages of 2 diode bidirectional sampling gates 1) It's gain is low. 2) It is sensifive to control voltage imbalance 3) There is a possibility that vn min may be excertive in Vn min > Vcmin. 4) there may be appreciable balage through the diode Capacitance. 5) To overscome these drawbacks we are using 4 diode Sampling gates. Course materials like Notes, PPT's, etc.

- 1. <u>https://drive.google.com/file/d/1v7lNhVV6N0-8jW8tj-</u> XWGNVaJq1f5kPx/view?usp=classroom_web&authuser=0
- 2. <u>https://drive.google.com/file/d/10-</u> <u>rBF5vkwmqDJ74MCgIJ5sfgo1XqjPpv/view?usp=classroom_web&authuser=0</u>
- 3. <u>https://drive.google.com/file/d/12uidusPWRLwz9kxBYq2xtxPNv2A52J6j/view?usp=classroom_web&authus_er=0</u>
- 4. <u>https://drive.google.com/file/d/1ACFFlnp3PJU4_tszP8XN4KPODViyGf7v/view?usp=classroom_web&authu</u> <u>ser=0</u>
- 5. <u>https://drive.google.com/file/d/1t7ssEFZKKEfS9zGfAk4yPhtT8rw89fuV/view?usp=classroom_web&authuse</u> <u>r=0</u>