ANURAG Engineering College

(An Autonomous Institution)

II B.Tech II Semester Supplementary Examinations, Jan/Feb2024 **COMPUTER ORGANIZATION**

(COMPUTER SCIENCE AND ENGINEERING)

Time:	3 Hours	M	ax. Mar	ks: 75
9	Section – A (Short Answer type questions)		(25	Marks)
Answer All Questions		Course	B.T	Marks
11115110	TIII Questions	Outcome	Level	
1.	Define computer organization.	CO1	L1	2M
2.	List the characteristics of CISC.	CO1	L1	3M
3.	State the major characteristics of pipeline.	CO2	L1	2M
4.	Differentiate serial and parallel processing.	CO2	L2	3M
5.	Differentiate main memory and auxiliary memory.	CO3	L2	2M
6.	Why memory hierarchy is important in computer system?	CO3	L2	3M
7.	Write down the function of I/O module.	CO4	L2	2M
8.	How Asynchronous data transfer occurs?	CO4	L2	3M
9.	-	CO5	L1	2M
10.	How many ports does a multiport memory have?	CO5	L2	3M
10.	now many ports does a multiport memory have:	COS	L2	3 IVI
	Section B (Essay Questions)			
Answer all questions, each question carries equal marks.		(5	X 10M	= 50M)
11. A)		CO1	L3	10M
,	to calculate effective address in each addressing mode with an			
	example.			
	OR			
B)	Explain in detail about Instruction cycle state diagram.	CO1	L2	10M
2)	Inflam III detail according to the state diagram	001	1.72	10141
12. A)	Explain about Delayed load and Delayed branch	CO2	L2	10M
12.11)	OR	002		10171
B)	What is pipe lining? Demonstrate six stages of CPU instruction	CO2	L3	10M
2)	pipeline	002		10111
	piperine			
13. A)	What is the need of replacement algorithm for a cache memory?	CO3	L3	10M
13.11)	Explain any two cache replacement strategies.	COS	113	10101
	OR			
D)	Explain address sequencing mechanism in micro programmed	CO3	L2	10M
D)		COS	LZ	TUIVI
	control			
1 / 4 \	W71-4 4 1-4-4-1 1-4-4-4-1 1-4-4-4-1 1-4-4-4-1 1-4-4-4-1 1-4-4-4-1 1-4-4-4-1 1-4-4-4-1 1-4-4-4-4	004	T 2	103.6
14. A)	What do you understand by the term'program Interrupt'? Explain	CO4	L3	10M
	with the help of suitable diagrams.			
73.)	OR	GO 1	T 0	4.03.5
B)	Illustrate the series of actions that a DMA controller will perform	CO4	L3	10M
	after it receives a request from a peripheral device to transfer data			
	from the peripheral device to memory.			
1 <i>E</i> A)	Thusbacks with massagement arranged the massagement is	COF	т э	103 5
15. A)	Illustrate with necessary example, the memory organization in	CO5	L3	10M
	multiprocessor.			
T) \	OR	CO.	Τ.Ο	103.5
B)	Explain Flynn's classifications with suitable diagrams.	CO5	L2	10M