ANURAG Engineering College

(An Autonomous Institution)

IV B.Tech I Semester Supplementary Examinations, April – 2024 VLSI DESIGN

(ELECTRONICS AND COMMUNICATION ENGINEERING)

Time: 3 Hours Max. Marks: 75

Time. 3 Hours				
Section – A (Short Answer type questions) Answer All Questions		Course	(25 B.T	Marks) Marks
Answe	r An Questions			Mai Ka
1		Outcome	Level	03.6
1.	Draw symbols of nmos, pmos and cmos transistors.	CO1	L1	2M
2.	Define oxidation, diffusion and implantation.	CO1	L1	3M
3.		CO2	L2	2M
4.	Give scaling factors for gate Area, channel resistance and gate capacitance.	CO2	L2	3M
5.	Define sheet resistance.	CO3	L1	2M
6.	Draw pseudo nmos 2-input Nand gate.	CO3	L2	3M
7.	Define FPGA.	CO4	L1	2M
8.	Distinguish PLA and PAL.	CO4	L3	3M
9.	=	CO5	L1	2M
10.	Write program for 2-input OR gate in Verilog.	CO5	L2	3M
10.	write program for 2 mput of gute in veriog.	003	22	5141
Section B (Essay Questions)				
Answer all questions, each question carries equal marks.		(5)	X 10M	= 50M)
11. A)	With neat sketches explain fabrication process of p-well CMOS transistor.	CO1	L2	10M
	OR			
B)	Derive I _{ds} versuss V _{ds} relationship for nmos enhancement regions.	CO1	L2	10M
~)	2 411 (4 143 (410450) (15 14164511511p 101 141165 0141411011011011011011011011011011011011			2 7 2 7 2
12. A)	Explain in detail about VLSI design flow with neat diagram.	CO2	L2	10 M
	OR	~~		403.5
B)	Explain scaling factors and limitations on scaling.	CO2	L2	10 M
13. A)	Draw dynamic CMOS 3-input NAND and NOR gates.	CO3	L3	10 M
	OR			
B)	Discuss in detail about various basic circuit concepts.	CO3	L3	10M
	2 20 400 11 40 400 1 40 10 40 10 10 10 10 10 10 10 10 10 10 10 10 10			1 0111
14. A)	Draw and explain FPGA architecture.	CO4	L3	1 0M
	OR			
B)	Discuss serial parallel multiplier and comparators.	CO4	L2	1 0M
15. A)	Write Verilog program for 3 to 8 Decoder.	CO5	L3	10 M
15.1	OR	003	נע	1 0141
B)	Write Verilog program for 8 to 1 multiplexer.	CO5	L3	10M
D)	write verified program for a to 1 multiplexer.	003	L3	LOIVI

