## **ANURAG Engineering College**

(An Autonomous Institution)

## II B.Tech II Semester Regular Examinations, June/July – 2024 LINEAR AND DIGITAL ICAPPLICATIONS (ELECTRONICS & COMMUNICATION ENGINEERING)

Time: 3 Hours

Max. Marks: 60

11me:	3 Hours	IVI	ax. Mar	KS: OU
Section – A (Short Answer type questions) Answer All Questions		Course Outcome	(10 B.T Level	Marks) Marks
1	List the ideal characteristics of an On Assa	CO1	Level L1	11/4
2.	List the ideal characteristics of an Op-Amp.  Analyze the circuit and calculate the output voltage.	CO1	L1 L2	1M 1M
2.	What yet the circuit and calculate the output voltage. $V_1 = 2V$ $V_2 = 4V$ $V_3 = 4V$ $V_4 = 10 \text{ kg}$ $V_4 = 10  kg$	COI	LZ	1101
3.	Summarize the advantages of active filters over passive filters.	CO2	L2	1M
4.	Mention any two applications of monostable multivibrator.	CO2	L1	1M
5.	Define and calculate the resolution of 8-bit DAC.	CO3	L1	1M
6.	Draw the schematic of 4-bit Parallel Comparator Type ADC.	CO3	L2	1M
7.	Define noise margin in IC logic family.	CO4	L1	1M
		CO4	L2	1M
8.	Explain how an XOR gate is used as parity checker.			
	Draw the logic diagram for master slave JK-flip-flop.	CO5	L2	1M
10.	Differentiate Static and Dynamic RAM.	CO5	L1	1M
	Section B (Essay Questions)		<b>57 403 #</b>	#(O.Th. #1)
	r all questions, each question carries equal marks.	•	X 10M	,
11. A)	,	CO1	L2	5M
	ii) Draw the internal block diagram of an Op-amp and explain about each block in detail.	CO1	L2	5M
	OR			
B)	applications of an op-amp.	CO1	L3	5M
	ii) Construct the op-amp based circuit to implement the equation $V_0 = -5V_1 + 2V_2 - 10V_3$	CO1	L3	5M
12. A)	i) Build an op-amp based mostable multivibrator to generate a delay of 2ms. (Make necessary assumptions.)	CO2	L3	5M
	ii) Draw the internal schematic of IC 555 as an astable operation and explain the working.	CO2	L3	5M
	OR			
B)	i) A Second -order high-pass filter using a 741 op-amp has R1	CO2	L3	5M
	=56k $\Omega$ , and C1=600 pF. Calculate the circuit cut off frequency and Obtain its transfer function.			
	ii) Analyze the circuit of PLL as a frequency multiplier and explain its working.	CO2	L4	5M

**R22** 

## **Question Paper Code: R22A22EC05**

13. A)	i) Explain the working of dual slope type ADC. ii) Evaluate the output voltage of a 3-Bit R-2R Ladder DAC for the digital data of "110" and a gain of unity.  OR	CO3 CO3	L2 L2	5M 5M
B)	i) Explain the operation of 8-bit successive approximation type	CO3	L2	5M
	ADC with an example.  ii) Define the following terms:  (a) accuracy (b) Resolution (c) Linearity (d) Conversion time (e)  Settling time	CO3	L1	5M
14. A)	<ul><li>i) Design a 4-bit parallel adder/subtractor circuit.</li><li>ii) Compare TTL and CMOS logic families.</li></ul> OR	CO4 CO4	L3 L2	5M 5M
B)	<ul> <li>i) Design 8x3 priority encoder. Mention it's any two applications.</li> <li>ii) Draw and explain the operation of (IC 74LS151) 8x1 multiplexer.</li> </ul>	CO4 CO4	L3 L2	5M 5M
15. A)	i) Design and explain a synchronous MOD-12 down-counter using J-K flipflop.	CO5	L3	5M
	ii) Construct 4-bit universal shift register.  OR	CO5	L3	5M
B)	i) Draw the logic diagram of a decade counter and explain its working.	CO5	L2	5M
	ii) Draw and explain the architecture of RAM.	CO5	L2	5M